

INDUSTRY STANDARD ANALOG ICs

DATABOOK

2nd EDITION

MAY 1993

USE IN LIFE SUPPORT DEVICES OR SYSTEMS MUST BE EXPRESSLY AUTHORIZED.

SGS-THOMSON PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF SGS-THOMSON Microelectronics. As used herein:

1. Life support devices or systems are those which (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided with the product, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can reasonably be expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

TABLE OF CONTENTS

ALPHANUMERICAL INDEX	Page	5
-----------------------------	-------------	----------

PRODUCT GUIDE

SELECTION GUIDE	13
SGS-THOMSON DATABOOK	14
CROSS REFERENCE	42
TAPE AND REEL SPECIFICATION	49

DATASHEETS	55
-------------------	-----------

PACKAGES	865
-----------------	------------

ALPHANUMERICAL INDEX

Type Number	Function	Page Number
AVS08	Automatic Mains Selector (110/220V AC) for SMPS <200W	57
AVS10	Automatic Mains Selector (110/220V AC) for SMPS <300W	63
AVS12	Automatic Mains Selector (110/220V AC) for SMPS <500W	71
AVS20	Automatic Mains Selector (110/220V AC) for SMPS <300W	79
C78L00CD	CMOS Positive Voltage Regulators	87
L165	3A Power Operational Amplifier	89
L200	Adjustable Voltage and Current Regulator	97
L272D	Dual Power Operational Amplifier	99
L272/M	Dual Power Operational Amplifier	103
L296/P	High Current Switching Regulator	109
L297/A	Stepper Motor Controllers	111
L298/N	Dual Full Bridge Driver	121
L601/2/3/4	Darlington Array	131
L702	2A Quad Darlington Switch	135
L2720/22/24	Low Drop Dual Power Operational Amplifier	139
L2726	Low Drop Dual Power Operational Amplifier	147
L2750	Dual Low Drop High Power Operational Amplifier	151
L4901A	Dual 5V Regulator With Reset	159
L4902A	Dual 5V Regulator with Reset and Disable	161
L4903	Dual 5V Regulator with Reset and Disable Functions	163
L4904A	Dual 5V Regulator With Reset	165
L4905	Dual 5V Regulator With Reset	167
L4940 Series	Very Low Drop 1.5 Regulator	169
L4941	Very Low Drop 1A Regulator	171
L4960	2.5A Power Switching Regulator	173
L4962	1.5A Power Switching Regulator	187
L4963/D	1.5A Switching Regulator	199
L4964	High Current Switching Regulator	201
L4970A	10A Switching Regulator	203

ALPHANUMERICAL INDEX

Type Number	Function	Page Number
L4972A/AD	2A Switching Regulator	205
L4974A	3.5A Switching Regulator	207
L4975A	5A Switching Regulator	209
L4977A	7A Switching Regulator	211
L5170A/D	Octal Line Driver	213
L6180/1	Octal Line Receiver	219
L6242	Voice Coil Motor Driver	227
L6506/D	Current Controller for Stepping Motors	231
L7800 Series	2A Positive Voltage Regulator	237
L7800AB/AC Series	Precision 1A Regulators	239
L78L00 Series	Positive Voltage Regulators	241
L78M00 Series	Positive Voltage Regulators	243
L78M00AB Series	Precision 500mA Regulators	245
L78S00	2A Positive Voltage Regulators	247
L7900 Series	Negative Voltage Regulators	249
L7900AB/AC	±2% Negative Voltage Regulators	251
LF147/A/B	Wide Bandwidth Quad JFET Operational Amplifier	253
LF151/A/B	Wide Bandwidth Single JFET Operational Amplifier	261
LF153/A/B	Wide Bandwidth Dual JFET Operational Amplifier	269
LF155/A	Low Power Single JFET Operational Amplifier	277
LF156/A	High Speed Single JFET Operational Amplifier	277
LF157/A	Very High Speed Single JFET Operational Amplifier	277
LF247/A/B	Wide Bandwidth Quad JFET Operational Amplifier	253
LF251/A/B	Wide Bandwidth Single JFET Operational Amplifier	261
LF253/A/B	Wide Bandwidth Dual JFET Operational Amplifier	269
LF255	Low Power Single JFET Operational Amplifier	277
LF256	High Speed Single JFET Operational Amplifier	277
LF257	Very High Speed Single JFET Operational Amplifier	277
LF347/A/B	Wide Bandwidth Quad JFET Operational Amplifier	253

ALPHANUMERICAL INDEX

Type Number	Function	Page Number
LF351/A/B	Wide Bandwidth Single JFET Operational Amplifiers	261
LF353/A/B	Wide Bandwidth Dual JFET Operational Amplifiers	269
LF355/A	Low Power Single JFET Operational Amplifiers	277
LF356/A	High Speed Single JFET Operational Amplifiers	277
LF357/A	Very High Speed Single JFET Operational Amplifiers	277
LM101A	Single Operational Amplifiers	289
LM108/A	Precision High Gain Single Bipolar Operational Amplifiers	299
LM111	Voltage Comparators	307
LM117	1.2 To 37V Adjustable Voltage Regulator	315
LM118	Single High Speed Bipolar Operational Amplifier	317
LM119	High Speed Dual Comparator	325
LM123	Three Terminal 3A-5V Positive Voltage Regulators	333
LM124/A	Low Power Quad Operational Amplifiers	335
LM134	Three Terminal Adjustable Current Sources	347
LM135	Precision Temperature Sensors	355
LM137	Three Terminal Adjustable Negative Voltage Regulators	365
LM138	Three Terminal 5A Adjustable Voltage Regulators	367
LM139/A	Low Power Quad Voltage Comparators	369
LM146	Programmable Quad Bipolar Operational Amplifiers	377
LM148	Quad UA741 Bipolar Operational Amplifiers	385
LM150	Three Terminal 3A Adjustable Voltage Regulators	393
LM158/A	Low Power Dual Operational Amplifiers	395
LM193/A	Low Power Dual Voltage Comparators	407
LM201A	Low Offset Single Bipolar Operational Amplifiers	289
LM208/A	Precision High Gain Single Bipolar Operational Amplifiers	299
LM211	Voltage Comparators	307
LM217	1.2 To 37V Adjustable Voltage Regulators	315
LM218	Single Operational Amplifiers	317
LM219	High Speed Dual Comparators	325

ALPHANUMERICAL INDEX

Type Number	Function	Page Number
LM223	Three Terminal 3A-5V Positive Voltage Regulators	333
LM224/A	Low Power Quad Operational Amplifiers	335
LM234	Three Terminal Adjustable Current Sources	347
LM235	Precision Temperature Sensors	355
LM236/A	2.5V Voltage References	415
LM237	Three Terminal Adjustable Negative Voltage Regulators	364
LM238	Three Terminal 5A Adjustable Voltage Regulators	367
LM239/A	Low Power Quad Voltage Comparators	369
LM246	Programmable Quad Bipolar Operational Amplifiers	377
LM248	Quad UA741 Bipolar Operational Amplifiers	385
LM250	Three Terminal 3A Adjustable Voltage Regulators	393
LM258/A	Low Power Dual Operational Amplifiers	395
LM293/A	Low Power Dual Voltage Comparators	407
LM301A	Single Operational Amplifier	289
LM308/A	Precision High Gain Single Bipolar Operational Amplifier	299
LM311	Voltage Comparator	307
LM317L	1.2 To 37V Adjustable Voltage Regulator	423
LM318	Single Operational Amplifier	317
LM319	High Speed Dual Comparators	325
LM323	Three Terminal 3A-5V Positive Voltage Regulators	333
LM324/A	Low Power Quad Operational Amplifiers	335
LM334	Three Terminal Adjustable Current Sources	347
LM335/A	Precision Temperature Sensors	355
LM336/B	2.5V Voltage References	415
LM337	Three Terminal Adjustable Negative Voltage Regulators	364
LM338	Three Terminal 5A Adjustable Voltage Regulators	367
LM339/A	Low Power Quad Voltage Comparators	369
LM346	Programmable Quad Bipolar Operational Amplifiers	377
LM348	Quad UA741 Bipolar Operational Amplifiers	385

ALPHANUMERICAL INDEX

Type Number	Function	Page Number
LM350	Three Terminal 3A Adjustable Voltage Regulators	393
LM358/A	Low Power Dual Operational Amplifiers	395
LM393/A	Low Power Dual Voltage Comparators	407
LM723	High Precision Voltage Regulator	425
LM833	Low Noise Dual Operational Amplifiers	427
LM2901	Low Power Quad Voltage Comparators	369
LM2902	Low Power Quad Operational Amplifiers	335
LM2903	Low Power Dual Voltage Comparator	407
LM2904	Low Power Dual Operational Amplifiers	395
LS204/A/C	High Performance Dual Operational Amplifiers	431
LS404/C	High Performance Quad Operational Amplifiers	439
MC1458	Standard Dual Bipolar Operational Amplifiers	449
MC1458I	Standard Dual Bipolar Operational Amplifiers	449
MC1488	RS232C Quad Line Driver	455
MC1489	Quad Line Receivers	463
MC1489A	Quad Line Receivers	463
MC1558	Standard Dual Bipolar Operational Amplifiers	449
MC3303	Low Power Quad Bipolar Operational Amplifiers	471
MC3403	Low Power Quad Bipolar Operational Amplifiers	471
MC3503	Low Power Quad Bipolar Operational Amplifiers	471
MC4558	Wide Bandwidth Dual Bipolar Operational Amplifiers	479
MC4558I	Wide Bandwidth Dual Bipolar Operational Amplifiers	479
MC33001/A/B	Standard Single JFET Operational Amplifiers	483
MC33002/A/B	Standard Dual JFET Operational Amplifiers	491
MC33004/A/B	Standard Quad JFET Operational Amplifiers	499
MC33078	Low Noise Dual Operational Amplifiers	507
MC33171	Low Power Single Bipolar Operational Amplifiers	511
MC33172	Low Power Dual Bipolar Operational Amplifiers	515
MC33174	Low Power Quad Bipolar Operational Amplifiers	519

ALPHANUMERICAL INDEX

Type Number	Function	Page Number
MC34001/A/B	Standard Single JFET Operational Amplifiers	483
MC34002/A/B	Standard Dual JFET Operational Amplifiers	491
MC34004/A/B	Standard Quad JFET Operational Amplifiers	499
MC35001/A/B	Standard Single JFET Operational Amplifiers	483
MC35002/A/B	Standard Dual JFET Operational Amplifiers	491
MC35004/A/B	Standard Quad JFET Operational Amplifiers	499
MC35171	Low Power Single Bipolar Operational Amplifiers	511
MC35172	Low Power Dual Bipolar Operational Amplifiers	515
MC35174	Low Power Quad Bipolar Operational Amplifiers	519
NE555	Single Bipolar Timers	523
NE556	Dual Bipolar Timers	531
OP07C	Very Low Offset Single Bipolar Operational Amplifiers	539
OP07D	Very Low Offset Single Bipolar Operational Amplifiers	543
PBL3717A	Stepper Motor Driver	547
SA555	Single Bipolar Timers	523
SA556	Dual Bipolar Timers	531
SE555	Single Bipolar Timers	523
SE556	Dual Bipolar Timers	531
SG2524/3524	Regulating Pulse Width Modulators	557
SG2525A/27A	Regulating Pulse Width Modulators	559
SG3525A/27A	Regulating Pulse Width Modulators	559
TDA2320	Preamplifier For Infrared Remote Control Systems	561
TDA2320A	Stereo Amplifier	565
TDA7910	Power Single Bipolar Operational Amplifier	589
TDA8134	5V +12V Regulator - With Disable	577
TDA8135	5V + Adjustable Voltage Regulator - With Disable	579
TDA8136	Dual 12V Regulator - With Disable	581
TDA8137	Dual 5.1V Regulator - With Disable & Reset	583
TDA8138	5.1V +12V Regulator - With Disable & Reset	585

ALPHANUMERICAL INDEX

Type Number	Function	Page Number
TDA8139	5.1V and Adjustable Voltage Regulator - With Disable & Reset . . .	587
TDB7910	Medium Power Single Bipolar Operational Amplifier	589
TEA7605	Low Drop Voltage Regulator	593
TEB1033	Dual Bipolar Operational Amplifiers (LS204 Equ.)	595
TEB4033	Quad Bipolar Operational Amplifiers (LS404 Equ.)	601
TEC1033	Dual Bipolar Operational Amplifiers (LS204 Equ.)	595
TEC4033	Quad Bipolar Operational Amp. (LS404 Equ.)	601
TEF1033	Dual Bipolar Operational Amp. (LS204 Equ.)	595
TEF4033	Quad Bipolar Operational Amp. (LS404 Equ.)	601
TL061/A/B	Low Power Single JFET Operational Amplifiers	607
TL062/A/B	Low Power Dual JFET Operational Amplifiers	615
TL064/A/B	Low Power Quad JFET Operational Amplifiers	623
TL071/A/B	Low Noise Single JFET Operational Amplifiers	631
TL072/A/B	Low Noise Dual JFET Operational Amplifiers	639
TL074/A/B	Low Noise Quad JFET Operational Amplifiers	647
TL081/A/B	Standard Single JFET Operational Amplifiers	655
TL082/A/B	Standard Dual JFET Operational Amplifiers	663
TL084/A/B	Standard Quad Single JFET Operational Amplifiers	671
TL7700A	Series Supply Voltage Supervisors	679
TS3V555C/I/AC/AI	Low Power Single CMOS Timers	681
TS27L2/C/I/M	Very Low Power Dual CMOS Operational Amplifiers	689
TS27L4/C/I/M	Very Low Power Quad CMOS Operational Amplifiers	695
TS27M2/C/I/M	Low Power Dual CMOS Operational Amplifiers	701
TS27M4/C/I/M	Low Power Quad CMOS Operational Amplifiers	707
TS271/C/I/M	Programmable CMOS Single Operational Amplifiers	713
TS272/C/I/M	High Speed Dual CMOS Operational Amplifiers	727
TS274/C/I/M	High Speed Quad CMOS Operational Amplifiers	733
TS339C/I/M	Micropower Quad CMOS Voltage Comparators	739
TS372C/I/M	Low Power Dual CMOS Voltage Comparators	743

ALPHANUMERICAL INDEX

Type Number	Function	Page Number
TS374C/I/M	Low Power Quad CMOS Voltage Comparators	747
TS393C/I/M	Micropower Dual CMOS Voltage Comparators	751
TS555C/I/M	Low Power Single CMOS Times	755
TS556C/I/M	Low Power Single CMOS Times	765
TS902/A/B	Input/Output RAIL-TO-RAIL Dual CMOS Operational Amplifiers . .	775
TS912/A/B	Input/Output RAIL-TO-RAIL Dual CMOS Operational Amplifiers . .	779
TSH150	Wide Bandwidth and Bipolar Inputs Single Operational Amplifiers .	783
TSH151	Wide Bandwidth and MOS Inputs Single Operational Amplifiers . .	787
TS3702C/I/M	Micropower Dual CMOS Voltage Comparators	791
TS3704C/I/M	Micropower Quad CMOS Voltage Comparators	795
UA741	Single Operational Amplifiers	799
UA748	Single Operational Amplifiers	807
UA776	Programmable Low Power Single Operational Amplifiers	813
UC2842/3/4/5	Current Mode PWM Controller	819
UC3842/3/4/5	Current Mode PWM Controller	819
UDN2916A	Stepper Motor Driver	821
ULN2001A/4A	Seven Darling Arrays	829
ULN2064B/76B	50V-1.5A Quad Darlington Switches	833
ULN2065B/77B	80V-1.5A Quad Darlington Switches	841
ULN2801A/5A	Eight Darlington Arrays	849
ULQ2001A/4A	Seven Darlington Arrays	855
ULQ2801A/5A	Eight Darlington Arrays	859

SELECTION GUIDE

SGS-THOMSON DATABOOKS

DESCRIPTION	ORDER CODE
4 BIT MCU FAMILY ET9400	DBET9400ST/1
8 BIT MCU FAMILIES EF6801/04/05	DB68XXST/1
16 BIT MPUs & ASSOCIATED PERIPHERALS	DB6800ST/1
AUDIO POWER and PROCESSING ICs	DBAUDIOPROST/1
AUTOMOTIVE PRODUCTS	DBAUTOMOTIVEST/2
CB12000 SERIES STANDARD CELLS	DBCBC12ST/1
CB12000 SERIES STANDARD CELL MODULE GENERATORS	DBCBC12GEN/1
ANALOG CELLS AND ARRAYS	DBANACA/1090
HIGH SPEED CMOS	DBHSCMOSST/1
IMAGE PROCESSING	DBIMAGEPROST/2
INDUSTRIAL and COMPUTER PERIPHERAL ICs	DBINCOMPEST/2
CB22000 SERIES STANDARD CELLS	DBCBC22KST/1
ISB12000 SERIES CONTINUOUS ARRAYS	DBISB12KST/1
ISB24000 SERIES CONTINUOUS ARRAYS	DBISB24KST/1
LINE CARD ICs (Q1'93)	DBLINCARDST/2
LOW POWER SCHOTTKY TTL ICs	DBLPSST/1
VOLTAGE REGULATORS	BKVOLTAREST/1
POWER BIPOLAR TRANSISTORS	DBBIPTRANST/1
POWER MODULES	DBPOMODULEST/1
POWER MOS DEVICES	DBPOWERMOSST/2
GAL PROGRAMMABLE LOGIC DEVICES	DBPROLOGICST/1
PROTECTION DEVICES	DBPROTECST/2
RF & MICROWAVE POWER TRANSISTORS	DBRFST/2
SMALL SIGNAL TRANSISTORS	DBSMSIGST/1
CMOS B SERIES	DBCOSBST/1
CMOS LINEAR	BKCMOSLINST/3
POWER SCHOTTKY DIODES	DBPOSCHODIOST/1
STATIC RAMs	DBSRAM/1
ISDN & DATACOM PRODUCTS	DBISDNICST/1
TELEPHONE SET ICs (Q1 '93)	DBTELSETST/2
COMPUTER GRAPHICS	DBGRAPHICST/2
THE L4970 SWITCHING REGULATOR IC FAMILY	BKL4970FA/0489
THE TRANSPUTER DATABOOK	DBTRANST/3
THE TRANSPUTER DEVELOPMENT AND iq SYSTEMS DATABOOK	72TRN21901
THE T9000 TRANSPUTER INSTRUCTION SET	DBT9000UMST/1
THE T9000 TRANSPUTER HARDWARE REFERENCE	DBT9000RMST/1
SCRs & TRIACS	DBSCRTRIST/2
VIDEO PRODUCTS SIGNAL PROCESSING	DBTVCRSPST/1
VIDEO PRODUCTS POWER & GRAPHICS	DBPOMGRAST/1
Z80 MICROPROCESSOR FAMILY	DBZ80ST/1
ZENER, SCHOTTKY & RECTIFIER DIODES	DBDIODEST/1
MEMORY DATABOOK	DBMEMORYST/2
ST6210/ST6215/ST6220/ST6225	DBST6ST/2
ST624X Family LCD DISPLAY CONTROL (Q2'93)	DBST624XFST/1
ST9 FAMILY 8/16 BIT MCU	DBST9ST/1
ST9040 FAMILY 8/16 BIT MCU	DBST9040FAST/1
SUBSYSTEMS PRODUCT PROFILE	BKSUBST/1
ST10 USER MANUAL	UMST10ST/1

OPERATIONAL AMPLIFIERS SELECTION GUIDE

COMMERCIAL TEMPERATURE RANGE (0 to +70°C)

DEVICE NUMBER	DESCRIPTION	TECHNOLOGY	ELECTRICAL CHARACTERISTICS (25°C)							
			V _{CC} (V) Min.	V _{CC} (V) Max.	V _{IO} (mV) Max.	I _{IB} (nA) Typ.	I _{CC} (mA) Typ/amp	GBP (MHz) Typ.	SR (V/μS) Typ.	en (nV/√Hz) Typ.

SINGLE OP-AMPS (0 to +70°C)

TSH150C*	VERY HIGH SPEED BIP INPUTs	BICMOS	6	12	5	100	23	150	190	7
TSH151C*	VERY HIGH SPEED CMOS INPUTs SINGLE SUPPLY	BICMOS	6	12	10	0.025	23	150	200	20
TS271C	PROGRAMMABLE SINGLE SUPPLY	CMOS	3	18	10	0.001	Prog	Prog	Prog	Prog
TS271AC	PROGRAMMABLE SINGLE SUPPLY	CMOS	3	18	5	0.001	Prog	Prog	Prog	Prog
TS271BC	PROGRAMMABLE SINGLE SUPPLY	CMOS	3	18	2	0.001	Prog	Prog	Prog	Prog
LF351	GENERAL PURPOSE	JFET	8	36	10	0.02	1.4	4	16	15
LF355	GENERAL PURPOSE	JFET	4	44	10	0.02	2	2.5	5	20
LF356	MEDIUM SPEED	JFET	4	44	10	0.02	5	5	12	12
LF357	HIGH SPEED	JFET	4	44	10	0.02	5	20	50	12
MC34001	GENERAL PURPOSE	JFET	8	36	10	0.02	1.4	4	16	15
MC34001A	GENERAL PURPOSE	JFET	8	36	2	0.02	1.4	4	16	15
MC34001B	GENERAL PURPOSE	JFET	8	36	5	0.02	1.4	4	16	15
TL061C	LOW CONSUMPTION	JFET	4	36	15	0.03	0.2	1	3.5	42
TL061AC	LOW CONSUMPTION	JFET	4	36	6	0.03	0.2	1	3.5	42
TL061BC	LOW CONSUMPTION	JFET	4	36	3	0.03	0.2	1	3.5	42
TL071C	GENERAL PURPOSE	JFET	8	36	10	0.02	1.4	4	16	15
TL071AC	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL071BC	GENERAL PURPOSE	JFET	8	36	3	0.02	1.4	4	16	15
TL081C	GENERAL PURPOSE	JFET	8	36	10	0.02	1.4	4	16	15
TL081AC	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL081BC	GENERAL PURPOSE	JFET	8	36	3	0.02	1.4	4	16	15

Note : All devices are available in DIP and SO packages.

* = New Product

SELECTION GUIDE

DEVICE NUMBER	DESCRIPTION	TECHNOLOGY	ELECTRICAL CHARACTERISTICS (25°C)							
			V _{CC} (V) Min.	V _{CC} (V) Max.	V _{IO} (mV) Max.	I _{IB} (nA) Typ.	I _{CC} (mA) Typ/amp	GBP (MHz) Typ.	SR (V/μS) Typ.	e _n (nV/√Hz) Typ.

SINGLE OP-AMPS (0 to +70°C) (continued)

LM301A	GENERAL PURPOSE	BIPOLAR	4	44	7.5	70	1.8	1	0.5	25
LM308	GENERAL PURPOSE	BIPOLAR	7	44	7.5	0.6	0.3	0.8	0.15	20
LM308A	PRECISION	BIPOLAR	7	44	0.5	0.6	0.3	0.8	0.15	20
LM318	HIGH SPEED	BIPOLAR	7	40	10	160	5	15	70	17
TDB7910	MEDIUM POWER 0.5A	BIPOLAR	8	36	6	80	10	1	0.5	NS
UA741C	GENERAL PURPOSE	BIPOLAR	4	44	5	10	1.7	1	0.5	23
UA741E	GENERAL PURPOSE	BIPOLAR	4	44	2	10	1.7	1	0.5	23
UA748C	GENERAL PURPOSE	BIPOLAR	4	44	7.5	70	1.8	1	0.5	25
UA776C	PROGRAMMABLE	BIPOLAR	3	36	5	15	Prog	Prog	Prog	Prog

DUAL OP-AMPS (0 to +70°C)

TS272C	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	10	0.001	1	3.5	5.5	25
TS272AC	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	5	0.001	1	3.5	5.5	25
TS272BC	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	2	0.001	1	3.5	5.5	25
TS27L2C	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	10	0.001	0.01	0.1	0.04	68
TS27L2AC	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	5	0.001	0.01	0.1	0.04	68
TS27L2BC	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	2	0.001	0.01	0.1	0.04	68
TS27M2C	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	10	0.001	0.15	1	0.6	32
TS27M2AC	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	5	0.001	0.15	1	0.6	32
TS27M2BC	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	2	0.001	0.15	1	0.6	32
TS902C*	RAIL to RAIL LOW POWER STANDBY	CMOS	2.7	18	12	0.001	0.35	1	1	40
TS902AC*	RAIL to RAIL LOW POWER STANDBY	CMOS	2.7	18	5	0.001	0.35	1	1	40

Note : All devices are available in DIP and SO packages.

* = New Product

NS : Non specified

DEVICE NUMBER	DESCRIPTION	TECHNOLOGY	ELECTRICAL CHARACTERISTICS (25°C)							
			V _{CC} (V) Min.	V _{CC} (V) Max.	V _{IO} (mV) Max.	I _{IB} (nA) Typ.	I _{CC} (mA) Typ/amp	GBP (MHz) Typ.	SR (V/μs) Typ.	e _n (nV/√Hz) Typ.

DUAL OP-AMPS (0 to +70°C) (continued)

TS902BC*	RAIL to RAIL LOW POWER STANDBY	CMOS	2.7	18	1.5	0.001	0.35	1	1	40
TS912C*	RAIL to RAIL LOW POWER	CMOS	2.7	18	12	0.001	0.35	1	1	40
TS912AC*	RAIL to RAIL LOW POWER	CMOS	2.7	18	5	0.001	0.35	1	1	40
TS912BC*	RAIL to RAIL LOW POWER	CMOS	2.7	18	1.5	0.001	0.35	1	1	40
LF353	GENERAL PURPOSE	JFET	8	36	10	0.02	1.4	4	16	15
MC34002	GENERAL PURPOSE	JFET	8	36	10	0.02	1.4	4	16	15
MC34002A	GENERAL PURPOSE	JFET	8	36	2	0.02	1.4	4	16	15
MC34002B	GENERAL PURPOSE	JFET	8	36	5	0.02	1.4	4	16	15
TL062C	LOW CONSUMPTION	JFET	4	36	15	0.03	0.2	1	3.5	42
TL062AC	LOW CONSUMPTION	JFET	4	36	6	0.03	0.2	1	3.5	42
TL062BC	LOW CONSUMPTION	JFET	4	36	3	0.03	0.2	1	3.5	42
TL072C	GENERAL PURPOSE	JFET	8	36	10	0.02	1.4	4	16	15
TL072AC	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL072BC	GENERAL PURPOSE	JFET	8	36	3	0.02	1.4	4	16	15
TL082C	GENERAL PURPOSE	JFET	8	36	10	0.02	1.4	4	16	15
TL082AC	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL082BC	GENERAL PURPOSE	JFET	8	36	3	0.02	1.4	4	16	15
LM358	SINGLE SUPPLY	BIPOLAR	3	32	7	20	0.35	1.1	0.6	55
LM358A	SINGLE SUPPLY	BIPOLAR	3	32	3	20	0.35	1.1	0.6	55
LS204C	LOW NOISE	BIPOLAR	3	36	3.5	100	0.4	2.5	1	8
MC1458	GENERAL PURPOSE	BIPOLAR	4	44	5	30	1.15	1	0.8	45
MC4558C	GENERAL PURPOSE	BIPOLAR	4	44	5	50	1.1	5.5	2.2	12
TEB1033	LOW NOISE	BIPOLAR	4	36	1	50	0.5	2	1	8

Note : All devices are available in DIP and SO packages.

* = New Product

DEVICE NUMBER	DESCRIPTION	TECHNOLOGY	ELECTRICAL CHARACTERISTICS (25°C)							
			V _{CC} (V) Min.	V _{CC} (V) Max.	V _{IO} (mV) Max.	I _{IB} (nA) Typ.	I _{CC} (mA) Typ/amp	GBP (MHz) Typ.	SR (V/μS) Typ.	e _n (nV/√Hz) Typ.

QUAD OP-AMPS (0 to +70°C)

TS274C	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	10	0.001	1	3.5	5.5	25
TS274AC	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	5	0.001	1	3.5	5.5	25
TS274BC	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	2	0.001	1	3.5	5.5	25
TS27L4C	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	10	0.001	0.01	0.1	0.04	68
TS27L4AC	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	5	0.001	0.01	0.1	0.04	68
TS27L4BC	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	2	0.001	0.01	0.1	0.04	68
TS27M4C	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	10	0.001	0.15	1	0.6	32
TS27M4AC	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	5	0.001	0.15	1	0.6	32
TS27M4BC	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	2	0.001	0.15	1	0.6	32
LF347	GENERAL PURPOSE	JFET	8	36	10	0.02	1.4	4	16	15
LF347B	GENERAL PURPOSE	JFET	8	36	5	0.02	1.4	4	16	15
MC34004	GENERAL PURPOSE	JFET	8	36	10	0.02	1.4	4	16	15
MC34004A	GENERAL PURPOSE	JFET	8	36	2	0.02	1.4	4	16	15
MC34004B	GENERAL PURPOSE	JFET	8	36	5	0.02	1.4	4	16	15
TL064C	LOW CONSUMPTION	JFET	4	36	15	0.03	0.2	1	3.5	42
TL064AC	LOW CONSUMPTION	JFET	4	36	6	0.03	0.2	1	3.5	42
TL064BC	LOW CONSUMPTION	JFET	4	36	3	0.03	0.2	1	3.5	42
TL074C	GENERAL PURPOSE	JFET	8	36	10	0.02	1.4	4	16	15
TL074AC	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL074BC	GENERAL PURPOSE	JFET	8	36	3	0.02	1.4	4	16	15
TL084C	GENERAL PURPOSE	JFET	8	36	10	0.02	1.4	4	16	15
TL084AC	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL084BC	GENERAL PURPOSE	JFET	8	36	3	0.02	1.4	4	16	15
LM324	SINGLE SUPPLY	BIPOLAR	3	32	7	20	0.17	1.3	0.4	40
LM324A	SINGLE SUPPLY	BIPOLAR	3	32	3	20	0.17	1.3	0.4	40

Note : All devices are available in DIP and SO packages.

* = New Product

DEVICE NUMBER	DESCRIPTION	TECHNOLOGY	ELECTRICAL CHARACTERISTICS (25°C)							
			V _{CC} (V) Min.	V _{CC} (V) Max.	V _{IO} (mV) Max.	I _{IB} (nA) Typ.	I _{CC} (mA) Typ/amp	GBP (MHz) Typ.	SR (V/μS) Typ.	en (nV/√Hz) Typ.

QUAD OP-AMPS (0 to +70°C) (continued)

LM346	PROGRAMMABLE	BIPOLAR	3	44	5	30	Prog	Prog	Prog	Prog
LM348	GENERAL PURPOSE	BIPOLAR	4	44	5	30	0.5	1.3	0.5	40
LS404C	LOW NOISE SINGLE SUPPLY	BIPOLAR	3	36	5	100	0.4	2.5	1	8
MC3403	GENERAL PURPOSE	BIPOLAR	3	36	5	40	0.7	1	0.7	43
TEB4033	LOW NOISE	BIPOLAR	4	36	1	50	0.5	2	1	8

INDUSTRIAL TEMPERATURE RANGE (-40 to +105°C)

SINGLE OP-AMPS (-40 to +105°C)

TSH1501*	VERY HIGH SPEED BIP INPUTs	BICMOS	6	12	5	100	23	150	190	7
TSH1511*	VERY HIGH SPEED CMOS INPUTs SINGLE SUPPLY	BICMOS	6	12	10	0.025	23	150	200	20
TS2711	PROGRAMMABLE SINGLE SUPPLY	CMOS	3	18	10	0.001	Prog	Prog	Prog	Prog
TS271AI	PROGRAMMABLE SINGLE SUPPLY	CMOS	3	18	5	0.001	Prog	Prog	Prog	Prog
TS271BI	PROGRAMMABLE SINGLE SUPPLY	CMOS	3	18	2	0.001	Prog	Prog	Prog	Prog
LF251	GENERAL PURPOSE	JFET	8	36	10	0.02	1.4	4	16	15
LF255	GENERAL PURPOSE	JFET	4	44	5	0.02	2	2.5	5	20
LF256	MEDIUM SPEED	JFET	4	44	5	0.02	5	5	12	12
LF257	HIGH SPEED	JFET	4	44	5	0.02	5	20	50	12
MC33001	GENERAL PURPOSE	JFET	8	36	10	0.02	1.4	4	16	15
MC33001A	GENERAL PURPOSE	JFET	8	36	2	0.02	1.4	4	16	15
MC33001B	GENERAL PURPOSE	JFET	8	36	5	0.02	1.4	4	16	15
TL0611	LOW CONSUMPTION	JFET	4	36	6	0.03	0.2	1	3.5	42
TL061AI	LOW CONSUMPTION	JFET	4	36	6	0.03	0.2	1	3.5	42
TL061BI	LOW CONSUMPTION	JFET	4	36	3	0.03	0.2	1	3.5	42
TL0711	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL071AI	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15

Note : All devices are available in DIP and SO packages.

* = New Product

SELECTION GUIDE

DEVICE NUMBER	DESCRIPTION	TECHNOLOGY	ELECTRICAL CHARACTERISTICS (25°C)							
			V _{CC} (V) Min.	V _{CC} (V) Max.	V _{IO} (mV) Max.	I _{IB} (nA) Typ.	I _{CC} (mA) Typ/amp	GBP (MHz) Typ.	SR (V/μS) Typ.	e _n (nV/√Hz) Typ.

SINGLE OP-AMPS (-40 to +105°C) (continued)

TL071BI	GENERAL PURPOSE	JFET	8	36	3	0.02	1.4	4	16	15
TL081I	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL081AI	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL081BI	GENERAL PURPOSE	JFET	8	36	3	0.02	1.4	4	16	15
LM201A	GENERAL PURPOSE	BIPOLAR	4	44	2	25	1.8	1	0.5	25
LM208	GENERAL PURPOSE	BIPOLAR	7	44	2	0.6	0.3	0.8	0.15	20
LM208A	PRECISION	BIPOLAR	7	44	0.5	0.6	0.3	0.8	0.15	20
LM218	HIGH SPEED	BIPOLAR	7	40	4	160	5	15	70	17
MC33171*	LOW CONSUMPTION SINGLE SUPPLY	BIPOLAR	4	44	4.5	20	0.2	2.1	2	30
OP07C	HIGH PRECISION	BIPOLAR	6	44	0.15	2	2.7	0.5	0.2	10
OP07D	HIGH PRECISION	BIPOLAR	6	44	0.15	2	2.7	0.5	0.2	10
TDA7910	MEDIUM POWER 0.5A	BIPOLAR	8	36	6	80	10	1	0.5	NS
UA741I	GENERAL PURPOSE	BIPOLAR	4	44	5	10	1.7	1	0.5	23
UA748I	GENERAL PURPOSE	BIPOLAR	4	44	2	25	1.8	1	0.5	25
UA776I	PROGRAMMABLE	BIPOLAR	3	36	5	15	Prog	Prog	Prog	Prog

DUAL OP-AMPS (-40 to +105°C)

TS272I	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	10	0.001	1	3.5	5.5	25
TS272AI	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	5	0.001	1	3.5	5.5	25
TS272BI	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	2	0.001	1	3.5	5.5	25
TS27L2I	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	10	0.001	0.01	0.1	0.04	68
TS27L2AI	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	5	0.001	0.01	0.1	0.04	68
TS27L2BI	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	2	0.001	0.01	0.1	0.04	68
TS27M2I	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	10	0.001	0.15	1	0.6	32
TS27M2AI	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	5	0.001	0.15	1	0.6	32

Note : All devices are available in DIP and SO packages.

* = New Product

NS : Non specified

DEVICE NUMBER	DESCRIPTION	TECHNOLOGY	ELECTRICAL CHARACTERISTICS (25°C)							
			V _{CC} (V) Min.	V _{CC} (V) Max.	V _{IO} (mV) Max.	I _{IB} (nA) Typ.	I _{CC} (mA) Typ/amp	GBP (MHz) Typ.	SR (V/μS) Typ.	en (nV/√Hz) Typ.

DUAL OP-AMPS (-40 to +105°C) (continued)

TS27M2BI	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	2	0.001	0.15	1	0.6	32
TS902I*	RAIL to RAIL LOW POWER STANDBY	CMOS	2.7	18	12	0.001	0.35	1	1	32
TS902AI*	RAIL to RAIL LOW POWER STANDBY	CMOS	2.7	18	5	0.001	0.35	1	1	40
TS902BI*	RAIL to RAIL LOW POWER STANDBY	CMOS	2.7	18	1.5	0.001	0.35	1	1	40
TS912I*	RAIL to RAIL LOW POWER	CMOS	2.7	18	12	0.001	0.35	1	1	40
TS912AI*	RAIL to RAIL LOW POWER	CMOS	2.7	18	5	0.001	0.35	1	1	40
TS912BI*	RAIL to RAIL LOW POWER	CMOS	2.7	18	1.5	0.001	0.35	1	1	40
LF253	GENERAL PURPOSE	JFET	8	36	10	0.02	1.4	4	16	15
MC33002	GENERAL PURPOSE	JFET	8	36	10	0.02	1.4	4	16	15
MC33002A	GENERAL PURPOSE	JFET	8	36	2	0.02	1.4	4	16	15
MC33002B	GENERAL PURPOSE	JFET	8	36	5	0.02	1.4	4	16	15
TL062I	LOW CONSUMPTION	JFET	4	36	6	0.03	0.2	1	3.5	42
TL062AI	LOW CONSUMPTION	JFET	4	36	6	0.03	0.2	1	3.5	42
TL062BI	LOW CONSUMPTION	JFET	4	36	3	0.03	0.2	1	3.5	42
TL072I	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL072AI	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL072BI	GENERAL PURPOSE	JFET	8	36	3	0.02	1.4	4	16	15
TL082I	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL082AI	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL082BI	GENERAL PURPOSE	JFET	8	36	3	0.02	1.4	4	16	15
LM258	SINGLE SUPPLY	BIPOLAR	3	32	5	20	0.35	1.1	0.6	55
LM258A	SINGLE SUPPLY	BIPOLAR	3	32	3	20	0.35	1.1	0.6	55
LM2904	SINGLE SUPPLY	BIPOLAR	3	32	7	20	0.35	1.1	0.6	55
LM833*	VERY LOW NOISE SINGLE SUPPLY	BIPOLAR	4	36	5	300	2	15	7	4.5

Note: All devices are available in DIP and SO packages.

* = New Product

SELECTION GUIDE

DEVICE NUMBER	DESCRIPTION	TECHNOLOGY	ELECTRICAL CHARACTERISTICS (25°C)							
			V _{cc} (V) Min.	V _{cc} (V) Max.	V _{io} (mV) Max.	I _{ib} (nA) Typ.	I _{cc} (mA) Typ/amp	GBP (MHz) Typ.	SR (V/μS) Typ.	e _n (nV/√Hz) Typ.

DUAL OP-AMPS (-40 to +105°C) (continued)

LS204I	LOW NOISE	BIPOLAR	3	36	2.5	50	0.4	3	1.5	8
MC1458I	GENERAL PURPOSE	BIPOLAR	4	44	5	30	1.15	1	0.8	45
MC33078*	VERY LOW NOISE SINGLE SUPPLY	BIPOLAR	4	36	2	250	2	15	7	4.5
MC33172*	LOW CONSUMPTION SINGLE SUPPLY	BIPOLAR	4	44	4.5	20	0.2	2.1	2	30
MC4558I	GENERAL PURPOSE	BIPOLAR	4	44	5	50	1.1	5.5	2.2	12
TDA2320	REMOTE CONTROL PREAMPLIFIER	BIPOLAR	4	20	5	100	0.4	3	1.5	20
TDA2320A	STEREO PREAMPLIFIER	BIPOLAR	3	36	5	150	0.4	2.5	1.6	10
TEF1033	LOW NOISE	BIPOLAR	4	36	1	50	0.5	2	1	8

QUAD OP-AMPS (-40 to +105°C)

TS274I	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	10	0.001	1	3.5	5.5	
TS274AI	LOW CONSUMPTION SINGLE SUPPLY		CMOS	3	18	5	0.001	1	3.5	5.5
TS274BI	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	2	0.001	1	3.5	5.5	25
TS27L4I	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	10	0.001	0.01	0.1	0.04	25
TS27L4AI	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	5	0.001	0.01	0.1	0.04	68
TS27L4BI	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	2	0.001	0.01	0.1	0.04	68
TS27M4I	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	10	0.001	0.15	1	0.6	68
TS27M4AI	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	5	0.001	0.15	1	0.6	32
TS27M4BI	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	2	0.001	0.15	1	0.6	32
LF247	GENERAL PURPOSE	JFET	8	36	10	0.02	1.4	4	16	15
MC33004	GENERAL PURPOSE	JFET	8	36	10	0.02	1.4	4	16	15
MC33004A	GENERAL PURPOSE	JFET	8	36	2	0.02	1.4	4	16	15
MC33004B	GENERAL PURPOSE	JFET	8	36	5	0.02	1.4	4	16	15

Note : All devices are available in DIP and SO packages.

* = New Product

DEVICE NUMBER	DESCRIPTION	TECHNOLOGY	ELECTRICAL CHARACTERISTICS (25°C)							
			V _{CC} (V) Min.	V _{CC} (V) Max.	V _{IO} (mV) Max.	I _{IB} (nA) Typ.	I _{CC} (mA) Typ/amp	GBP (MHz) Typ.	SR (V/μS) Typ.	e _n (nV/√Hz) Typ.

QUAD OP-AMPS (-40 to +105°C) (continued)

TL064I	LOW CONSUMPTION	JFET	4	36	6	0.03	0.2	1	3.5	42
TL064AI	LOW CONSUMPTION	JFET	4	36	6	0.03	0.2	1	3.5	42
TL064BI	LOW CONSUMPTION	JFET	4	36	3	0.03	0.2	1	3.5	42
TL074I	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL074AI	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL074BI	GENERAL PURPOSE	JFET	8	36	3	0.02	1.4	4	16	15
TL084I	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL084AI	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL084BI	GENERAL PURPOSE	JFET	8	36	3	0.02	1.4	4	16	15
LM224	SINGLE SUPPLY	BIPOLAR	3	32	5	20	0.17	1.3	0.4	40
LM224A	SINGLE SUPPLY	BIPOLAR	3	32	3	20	0.17	1.3	0.4	40
LM2902	SINGLE SUPPLY	BIPOLAR	3	32	7	20	0.17	1.3	0.4	40
LM246	PROGRAMMABLE	BIPOLAR	3	44	5	30	Prog	Prog	Prog	Prog
LM248	GENERAL PURPOSE	BIPOLAR	4	44	5	30	0.5	1.3	0.5	40
LS404i	LOW NOISE SINGLE SUPPLY	BIPOLAR	3	36	2.5	50	0.4	3	1.5	8
MC3303	GENERAL PURPOSE	BIPOLAR	3	36	5	40	0.7	1	0.7	43
MC33174*	LOW CONSUMPTION SINGLE SUPPLY	BIPOLAR	4	44	4.5	20	0.2	2.1	2	30
TEF4033	LOW NOISE	BIPOLAR	4	36	1	50	0.5	2	1	8

Note : All devices are available in DIP and SO packages.

* = New Product

MILITARY TEMPERATURE RANGE (-55 to +125°C)

DEVICE NUMBER	DESCRIPTION	TECHNOLOGY	ELECTRICAL CHARACTERISTICS (25°C)							
			V _{CC} (V) Min.	V _{CC} (V) Max.	V _{IO} (mV) Max.	I _{IB} (nA) Typ.	I _{CC} (mA) Typ/amp	GBP (MHz) Typ.	SR (V/μS) Typ.	e _n (nV/√Hz) Typ.

SINGLE OP-AMPS (-55 to +125°C)

TSH150M*	VERY HIGH SPEED BIP INPUTs	BICMOS	6	12	5	100	23	150	190	7
TSH151M*	VERY HIGH SPEED CMOS INPUTs SINGLE SUPPLY	BICMOS	6	12	10	0.025	23	150	200	20
TS271M	PROGRAMMABLE SINGLE SUPPLY	CMOS	3	18	10	0.001	Prog	Prog	Prog	Prog
TS271AM	PROGRAMMABLE SINGLE SUPPLY	CMOS	3	18	5	0.001	Prog	Prog	Prog	Prog
TS271BM	PROGRAMMABLE SINGLE SUPPLY	CMOS	3	18	2	0.001	Prog	Prog	Prog	Prog
LF151	GENERAL PURPOSE	JFET	8	36	10	0.02	1.4	4	16	15
LF155	GENERAL PURPOSE	JFET	4	44	5	0.02	2	2.5	5	20
LF156	MEDIUM SPEED	JFET	4	44	5	0.02	5	5	12	12
LF157	HIGH SPEED	JFET	4	44	5	0.02	5	20	50	12
MC35001	GENERAL PURPOSE	JFET	8	36	10	0.02	1.4	4	16	15
MC35001A	GENERAL PURPOSE	JFET	8	36	2	0.02	1.4	4	16	15
MC35001B	GENERAL PURPOSE	JFET	8	36	5	0.02	1.4	4	16	15
TL061M	LOW CONSUMPTION	JFET	4	36	6	0.03	0.2	1	3.5	42
TL061AM	LOW CONSUMPTION	JFET	4	36	6	0.03	0.2	1	3.5	42
TL061BM	LOW CONSUMPTION	JFET	4	36	3	0.03	0.2	1	3.5	42
TL071M	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL071AM	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL071BM	GENERAL PURPOSE	JFET	8	36	3	0.02	1.4	4	16	15
TL081M	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL081AM	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL081BM	GENERAL PURPOSE	JFET	8	36	3	0.02	1.4	4	16	15
LM101A	GENERAL PURPOSE	BIPOLAR	4	44	2	25	1.8	1	0.5	25
LM108	GENERAL PURPOSE	BIPOLAR	7	44	2	0.6	0.3	0.8	0.15	20
LM108A	PRECISION	BIPOLAR	7	44	0.5	0.6	0.3	0.8	0.15	20
LM118	HIGH SPEED	BIPOLAR	7	40	4	160	5	15	70	17

Note : All devices are available in DIP and SO packages.

* = New Product

DEVICE NUMBER	DESCRIPTION	TECHNOLOGY	ELECTRICAL CHARACTERISTICS (25°C)							
			V _{CC} (V) Min.	V _{CC} (V) Max.	V _{IO} (mV) Max.	I _{IB} (nA) Typ.	I _{CC} (mA) Typ/amp	GBP (MHz) Typ.	SR (V/μS) Typ.	en (nV/√Hz) Typ.

SINGLE OP-AMPs (-55 to +125°C) (continued)

MC35171*	LOW CONSUMPTION SINGLE SUPPLY	BIPOLAR	4	44	4.5	20	0.2	2.1	2	30
UA741A	GENERAL PURPOSE	BIPOLAR	4	44	5	10	1.7	1	0.5	23
UA741M	GENERAL PURPOSE	BIPOLAR	4	44	2	25	1.8	1	0.5	25
UA748M	GENERAL PURPOSE	BIPOLAR	4	44	2	25	1.8	1	0.5	23
UA776M	PROGRAMMABLE	BIPOLAR	3	36	5	15	Prog	Prog	Prog	Prog

DUAL OP-AMPs (-55 to +125°C)

TS272M	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	10	0.001	1	3.5	5.5	25
TS272AM	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	5	0.001	1	3.5	5.5	25
TS272BM	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	2	0.001	1	3.5	5.5	25
TS27L2M	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	10	0.001	0.01	0.1	0.04	25
TS27L2AM	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	5	0.001	0.01	0.1	0.04	68
TS27L2BM	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	2	0.001	0.01	0.1	0.04	68
TS27M2M	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	10	0.001	0.15	1	0.6	32
TS27M2AM	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	5	0.001	0.15	1	0.6	32
TS27M2BM	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	2	0.001	0.15	1	0.6	32
TS902M*	RAIL to RAIL LOW POWER STANDBY	CMOS	2.7	18	12	0.001	0.35	1	1	40
TS902AM*	RAIL to RAIL LOW POWER STANDBY	CMOS	2.7	18	5	0.001	0.35	1	1	40
TS902BM*	RAIL to RAIL LOW POWER STANDBY	CMOS	2.7	18	1.5	0.001	0.35	1	1	40
TS912M*	RAIL to RAIL LOW POWER	CMOS	2.7	18	12	0.001	0.35	1	1	40
TS912AM*	RAIL to RAIL LOW POWER	CMOS	2.7	18	5	0.001	0.35	1	1	40
TS912BM*	RAIL to RAIL LOW POWER	CMOS	2.7	18	1.5	0.001	0.35	1	1	40

Note : All devices are available in DIP and SO packages.

* = New Product

SELECTION GUIDE

DEVICE NUMBER	DESCRIPTION	TECHNOLOGY	ELECTRICAL CHARACTERISTICS (25°C)							
			V _{cc} (V) Min.	V _{cc} (V) Max.	V _{io} (mV) Max.	I _{ib} (nA) Typ.	I _{cc} (mA) Typ/amp	GBP (MHz) Typ.	SR (V/μS) Typ.	e _n (nV/√Hz) Typ.

DUAL OP-AMPS (-55 to +125°C) (continued)

LF153	GENERAL PURPOSE	JFET	8	36	10	0.02	1.4	4	16	15
MC35002	GENERAL PURPOSE	JFET	8	36	10	0.02	1.4	4	16	15
MC35002A	GENERAL PURPOSE	JFET	8	36	2	0.02	1.4	4	16	15
MC35002B	GENERAL PURPOSE	JFET	8	36	5	0.02	1.4	4	16	15
TL062M	LOW CONSUMPTION	JFET	4	36	6	0.03	0.2	1	3.5	42
TL062AM	LOW CONSUMPTION	JFET	4	36	6	0.03	0.2	1	3.5	42
TL062BM	LOW CONSUMPTION	JFET	4	36	3	0.03	0.2	1	3.5	42
TL072M	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL072AM	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL072BM	GENERAL PURPOSE	JFET	8	36	3	0.02	1.4	4	16	15
TL082M	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL082AM	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL082BM	GENERAL PURPOSE	JFET	8	36	3	0.02	1.4	4	16	15
LM158	SINGLE SUPPLY	BIPOLAR	3	32	5	20	0.35	1.1	0.6	55
LM158A	SINGLE SUPPLY	BIPOLAR	3	32	2	20	0.35	1.1	0.6	55
LS204M	LOW NOISE	BIPOLAR	3	36	2.5	50	0.4	3	1.5	8
MC1558	GENERAL PURPOSE	BIPOLAR	4	44	5	30	1.15	1	0.8	45
MC35172*	LOW CONSUMPTION SINGLE SUPPLY	BIPOLAR	4	44	4.5	20	0.2	2.1	2	30
TEC1033	LOW NOISE	BIPOLAR	4	36	1	50	0.5	2	1	8

QUAD OP-AMPS (-55 to +125°C)

TS274M	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	10	0.001	1	3.5	5.5	
TS274AM	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	5	0.001	1	3.5	5.5	25
TS274BM	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	2	0.001	1	3.5	5.5	25
TS27L4M	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	10	0.001	0.01	0.1	0.04	68
TS27L4AM	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	5	0.001	0.01	0.1	0.04	68
TS27L4BM	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	2	0.001	0.01	0.1	0.04	68

Note : All devices are available in DIP and SO packages.

* = New Product

DEVICE NUMBER	DESCRIPTION	TECHNOLOGY	ELECTRICAL CHARACTERISTICS (25°C)							
			V _{CC} (V) Min.	V _{CC} (V) Max.	V _{IO} (mV) Max.	I _{IB} (nA) Typ.	I _{CC} (mA) Typ./amp	GBP (MHz) Typ.	SR (V/μS) Typ.	e _n (nV/√Hz) Typ.

QUAD OP-AMPS (-55 to +125°C) (continued)

TS27M4M	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	10	0.001	0.15	1	0.6	32
TS27M4AM	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	5	0.001	0.15	1	0.6	32
TS27M4BM	LOW CONSUMPTION SINGLE SUPPLY	CMOS	3	18	2	0.001	0.15	1	0.6	32
LF147	GENERAL PURPOSE	JFET	8	36	10	0.02	1.4	4	16	15
MC35004	GENERAL PURPOSE	JFET	8	36	10	0.02	1.4	4	16	15
MC35004A	GENERAL PURPOSE	JFET	8	36	2	0.02	1.4	4	16	15
MC35004B	GENERAL PURPOSE	JFET	8	36	5	0.02	1.4	4	16	15
TL064M	LOW CONSUMPTION	JFET	4	36	6	0.03	0.2	1	3.5	42
TL064AM	LOW CONSUMPTION	JFET	4	36	6	0.03	0.2	1	3.5	42
TL064BM	LOW CONSUMPTION	JFET	4	36	3	0.03	0.2	1	3.5	42
TL074M	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	42
TL074AM	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL074BM	GENERAL PURPOSE	JFET	8	36	3	0.02	1.4	4	16	15
TL084M	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL084AM	GENERAL PURPOSE	JFET	8	36	6	0.02	1.4	4	16	15
TL084BM	GENERAL PURPOSE	JFET	8	36	3	0.02	1.4	4	16	15
LM124	SINGLE SUPPLY	BIPOLAR	3	32	5	20	0.17	1.3	0.4	40
LM124A	SINGLE SUPPLY	BIPOLAR	3	32	3	20	0.17	1.3	0.4	40
LM146	PROGRAMMABLE	BIPOLAR	3	44	3	30	Prog	Prog	Prog	Prog
LM148	GENERAL PURPOSE	BIPOLAR	4	44	5	30	0.5	1.3	0.5	40
LS404M	LOW NOISE SINGLE SUPPLY	BIPOLAR	3	36	2.5	50	0.4	3	1.5	8
MC3503	GENERAL PURPOSE	BIPOLAR	3	36	5	40	0.7	1	0.7	43
MC35174*	LOW CONSUMPTION SINGLE SUPPLY	BIPOLAR	4	44	4.5	20	0.2	2.1	2	30
TEC4033	LOW NOISE	BIPOLAR	4	36	1	50	0.5	2	1	8

Note : All devices are available in DIP and SO packages.

* = New Product

COMPARATORS SELECTION GUIDE

COMMERCIAL TEMPERATURE RANGE (0 to +70°C)

DEVICE NUMBER	DESCRIPTION	TECHNOLOGY	ELECTRICAL CHARACTERISTICS (25°C)					
			V _{CC} (V) Min.	V _{CC} (V) Max.	V _{IO} (mV) Max.	I _{IB} (nA) Typ.	I _{CC} (mA) Typ/comp	T _{RE} (ns) Typ.

SINGLE

LM311	GENERAL PURPOSE	BIPOLAR	5	36	7.5	100	5	200
-------	-----------------	---------	---	----	-----	-----	---	-----

DUAL

TS3702C	VERY LOW CONSUMPTION PUSH PULL OUTPUTS	CMOS	3	18	5	0.001	0.01	700
TS393C	VERY LOW CONSUMPTION	CMOS	3	18	5	0.001	0.01	700
TS372C	LOW CONSUMPTION	CMOS	3	18	10	0.001	0.15	200
LM319	HIGH SPEED	BIPOLAR	5	36	8	250	4	3.5
LM393	GENERAL PURPOSE	BIPOLAR	2	36	5	25	0.2	300
LM393A	GENERAL PURPOSE	BIPOLAR	2	36	2	25	0.2	300

QUAD

TS3704C	VERY LOW CONSUMPTION PUSH PULL OUTPUTS	CMOS	3	18	5	0.001	0.01	700
TS339C	VERY LOW CONSUMPTION	CMOS	3	18	5	0.001	0.01	700
TS374C	LOW CONSUMPTION	CMOS	3	18	10	0.001	0.15	200
LM339	GENERAL PURPOSE	BIPOLAR	2	36	5	25	0.2	300
LM339A	GENERAL PURPOSE	BIPOLAR	2	36	2	25	0.2	300

Note : All devices are available in DIP and SO packages.

INDUSTRIAL TEMPERATURE RANGE (-40 to +105°C)

DEVICE NUMBER	DESCRIPTION	TECHNOLOGY	ELECTRICAL CHARACTERISTICS (25°C)					
			V _{CC} (V) Min.	V _{CC} (V) Max.	V _{IO} (mV) Max.	I _{IB} (nA) Typ.	I _{CC} (mA) Typ/comp	T _{RE} (ns) Typ.

SINGLE

LM211	GENERAL PURPOSE	BIPOLAR	5	36	3	60	5	200
-------	-----------------	---------	---	----	---	----	---	-----

DUAL

TS37021	VERY LOW CONSUMPTION PUSH PULL OUTPUTS	CMOS	3	18	5	0.001	0.01	700
TS3931	VERY LOW CONSUMPTION	CMOS	3	18	5	0.001	0.01	700
TS3721	LOW CONSUMPTION	CMOS	3	18	10	0.001	0.15	200
LM219	HIGH SPEED	BIPOLAR	5	36	4	150	4	3.5
LM293	GENERAL PURPOSE	BIPOLAR	2	36	5	25	0.2	300
LM293A	GENERAL PURPOSE	BIPOLAR	2	36	2	25	0.2	300
LM2903	GENERAL PURPOSE	BIPOLAR	2	36	7	25	0.2	300

QUAD

TS37041	VERY LOW CONSUMPTION PUSH PULL OUTPUTS	CMOS	3	18	5	0.001	0.01	700
TS3391	VERY LOW CONSUMPTION	CMOS	3	18	5	0.001	0.01	700
TS3741	LOW CONSUMPTION	CMOS	3	18	10	0.001	0.15	200
LM239	GENERAL PURPOSE	BIPOLAR	2	36	5	25	0.2	300
LM239A	GENERAL PURPOSE	BIPOLAR	2	36	2	25	0.2	300
LM2901	GENERAL PURPOSE	BIPOLAR	2	36	7	25	0.2	300

Note : All devices are available in DIP and SO packages.

MILITARY TEMPERATURE RANGE (-55 to +125°C)

DEVICE NUMBER	DESCRIPTION	TECHNOLOGY	ELECTRICAL CHARACTERISTICS (25°C)					
			V _{CC} (V) Min.	V _{CC} (V) Max.	V _{IO} (mV) Max.	I _{IB} (nA) Typ.	I _{CC} (mA) Typ/comp	T _{RE} (ns) Typ.

SINGLE

LM111	GENERAL PURPOSE	BIPOLAR	5	36	7.5	60	5	200
-------	-----------------	---------	---	----	-----	----	---	-----

DUAL

TS3702M	VERY LOW CONSUMPTION PUSH PULL OUTPUTS	CMOS	3	18	5	0.001	0.01	700
TS393M	VERY LOW CONSUMPTION	CMOS	3	18	5	0.001	0.01	700
TS372M	LOW CONSUMPTION	CMOS	3	18	10	0.001	0.15	200
LM119	HIGH SPEED	BIPOLAR	5	36	4	150	4	3.5
LM193	GENERAL PURPOSE	BIPOLAR	2	36	5	25	0.2	300
LM193A	GENERAL PURPOSE	BIPOLAR	2	36	2	25	0.2	300

QUAD

TS3704M	VERY LOW CONSUMPTION PUSH PULL OUTPUTS	CMOS	3	18	5	0.001	0.01	700
TS339M	VERY LOW CONSUMPTION	CMOS	3	18	5	0.001	0.01	700
TS374M	LOW CONSUMPTION	CMOS	3	18	10	0.001	0.15	200
LM139	GENERAL PURPOSE	BIPOLAR	2	36	5	25	0.2	300
LM139A	GENERAL PURPOSE	BIPOLAR	2	36	2	25	0.2	300

Note : All devices are available in DIP and SO packages.

TIMERS SELECTION GUIDE

COMMERCIAL TEMPERATURE RANGE (0 to +70°C)

DEVICE NUMBER	DESCRIPTION	TECHNOLOGY	ELECTRICAL CHARACTERISTICS (25°C)			
			V _{CC} (V) Min.	V _{CC} (V) Max.	I _{CC} (mA) Typ/timer	Ma x. Frequency (MHz) Typ

SINGLE

TS555C	LOW POWER	CMOS	2	18	0.1	2.7
TS3V555C*	LOW POWER	CMOS	2	18	0.1	2.7
TS3V555AC*	LOW POWER (1.5V)	CMOS	1.5	18	0.1	2.7
NE555	GENERAL PURPOSE	BIPOLAR	4.5	16	3	0.5

DUAL

TS556C	LOW POWER	CMOS	2	18	0.1	2.7
NE556	GENERAL PURPOSE	BIPOLAR	4.5	16	3	0.5

INDUSTRIAL TEMPERATURE RANGE (-40 to +105°C)

DEVICE NUMBER	DESCRIPTION	TECHNOLOGY	ELECTRICAL CHARACTERISTICS			
			V _{CC} (V) Min.	V _{CC} (V) Max.	I _{CC} (mA) Typ/timer	Ma x. Frequency (MHz) Typ

SINGLE

TS555I	LOW POWER	CMOS	2	18	0.1	2.7
TS3V555I*	LOW POWER	CMOS	2	18	0.1	2.7
TS3V555AI*	LOW POWER (1.5V)	CMOS	1.5	18	0.1	2.7
SA555	GENERAL PURPOSE	BIPOLAR	4.5	16	3	0.5

DUAL

TS556I	LOW POWER	CMOS	2	18	0.1	2.7
SA556	GENERAL PURPOSE	BIPOLAR	4.5	16	3	0.5

Note : All devices are available in DIP and SO packages.

* = New Product

MILITARY TEMPERATURE RANGE (-55 to +125°C)

DEVICE NUMBER	DESCRIPTION	TECHNOLOGY	ELECTRICAL CHARACTERISTICS			
			V _{CC} (V) Min.	V _{CC} (V) Max.	I _{CC} (mA) Typ/timer	Ma x. Frequency (MHz) Typ

SINGLE

TS555M	LOW POWER	CMOS	2	18	0.1	2.7
TS3V555M*	LOW POWER	CMOS	2	18	0.1	2.7
TS3V555AM*	LOW POWER (1.5V)	CMOS	1.5	18	0.1	2.7
SE555	GENERAL PURPOSE	BIPOLAR	4.5	16	3	0.5

DUAL

TS556M	LOW POWER	CMOS	2	18	0.1	2.7
SE556	GENERAL PURPOSE	BIPOLAR	4.5	16	3	0.5

Note : All devices are available in DIP and SO packages.

* = New Product

SELECTION BY DESIGN PARAMETERS

LOW OFFSET VOLTAGE

Max Input Offset Voltage (25°C)

$\leq 150\mu\text{V}$	$\leq 1\text{mV}$	$\leq 2\text{mV}$
OP07C	LM308A	MC33078
OP07D	TEB1033	MC34001A
	TEB4033	MC34002A
		MC34004A
		TS271B
		TS272B
		TS27L2B
		TS27M2B
		TS274B
		TS27L4B
		TS27M4B
		TS902B
		TS912B

LOW NOISE

Typ Equivalent Input Noise Voltage

($f = 1\text{kHz}$, $R_s = 100\Omega$, 25°C)

$\leq 5\text{nV}/\sqrt{\text{Hz}}$	$\leq 8\text{nV}/\sqrt{\text{Hz}}$	$\leq 15\text{nV}/\sqrt{\text{Hz}}$	$\leq 25\text{nV}/\sqrt{\text{Hz}}$
LM833	LS204	LF347	LF355
MC33078	LS404	LF351	LF356
	TEB1033	LF353	LF357
	TEB4033	MC34001	LM301A
	TSH150	MC34002	LM308
		MC34004	LM318
		MC4558	TDA2320
		OP07C	TS271
		OP07D	TS272
		TDA2320A	TS274
		TL071	TSH151
		TL072	UA741
		TL074	UA748
		TL081	UA776
		TL082	
		TL084	

VERY LOW BIAS CURRENT

Typ Input Bias Current (25°C)

$\leq 1\text{pA}$	$\leq 20\text{pA}$
TS271	LF347
TS272	LF351
TS27L2	LF353
TS27M2	LF355
TS274	LF356
TS27L4	LF357
TS27M4	MC34001
TS902	MC34002
TS912	MC34004
TSH151	TL061
	TL062
	TL064
	TL071
	TL072
	TL074
	TL081
	TL082
	TL084

LOW CONSUMPTION

Typ Supply Current per Amplifier (25°C)

$\leq 10\mu\text{A}$	$\leq 250\mu\text{A}$	$\leq 500\mu\text{A}$
TS271	LM346	LM308
TS27L2	MC33171	LM324
TS27L4	MC33172	LM346
	MC33174	LM348
	TL061	LM358
	TL062	LS204
	TL064	LS404
	TS27M2	TDA2320
	TS27M4	TDA2320A
	UA776	TEB1033
		TEB4033
		TS902
		TS912

SELECTION BY DESIGN PARAMETERS

HIGH SPEED

Typ Gain Bandwidth Product (25°C)

$\leq 3\text{MHz}$	$\leq 10\text{MHz}$	$\leq 100\text{MHz}$
LF347	LF357	TSH150
LF351	LM318	TSH151
LF353	LM833	
LF356	MC33078	
LS204		
LS404		
MC34001		
MC34002		
MC34004		
MC4558		
TDA2320		
TDA2320A		
TL071		
TL072		
TL074		
TL081		
TL082		
TL084		
TS271		
TS272		
TS274		

LOW VOLTAGE

Min Operating Supply Voltage

$\leq 2.7\text{V}$	$\leq 3\text{V}$	$\leq 5\text{V}$
TS902*	LM324	LF355
TS912*	LM348	LF356
	LM358	LF357
	LS204	LM301A
	LS404	LM348
	MC3403	LM833
	TDA2320	MC1458
	TDA2320A	MC33078
	TS271	MC33171
	TS272	MC33172
	TS27L2	MC33174
	TS27M2	TEB1033
	TS274	TEB4033
	TS27L4	TL061
	TS27M4	TL062
	UA776	TL064
		UA741
		UA748

SWITCHING REGULATORS SELECTION GUIDE

BCD HIGH CURRENT

PARAMETER	L4970A	L4977A	L4975A	L4974A	L4972A	L4972AD
Max. Input Op. Voltage	50V	50V	50V	50V	50V	50V
Output Voltage Range	5.1V to 40V $\pm 2\%$ (Internal Reference)					
Max. Output Current	10A	7A	5A	3.5A	2A	2A
Power Switch	DMOS $R_{\text{DS(on)}}$ 0.1 Ω (Typ.)					
Switch Mode Control System	Continuous Mode, Direct Duty Cycle Control with Feed Forward (Improved Transient Response)					
Chopping Frequency	500kHz	500kHz	500kHz	200kHz	200kHz	200kHz
Efficiency $V_{\text{IN}} = 35\text{V}$ $V_{\text{O}} = 5.1\text{V}$ 100kHz	10A 83%	7A 84%	5A 84%	3.5A 84%	2A 83%	2A 83%
Current Limiting	True Current Generator					
Soft Start	Yes					
Reset and Power Fail	Yes					
Crowbar	Yes					
Package	Multiwatt15	Multiwatt15	Multiwatt15	Powerdip 16+2+2	Powerdip 16+2+2	SO20 16+2+2
Max. $R_{\text{thj-case}}$ (PIN)	3°C/W	3°C/W	3°C/W	12°C/W	12°C/W	15°C/W

BIPOLAR HIGH CURRENT

PARAMETER	L296P	L4960	L4962	L4964	L4963	L4963D
Output Current	4A	2.5A	1.5A	4A	1.5A	0.5A
fsw	100kHz				variable	
Input Voltage	9V to 46V				9V to 46V	
Output Voltage	5.1V to 40V				5.1V to 36V	
Current Limiting	Soft Start Triggers				Constant Current	
Operating Mode	Continuous Mode				Discontinuous Mode	
Soft Start	yes				no	
Reset and Power Fail	yes	no	no	yes	yes	yes
Crowbar	yes	no	no	yes	no	no
Package	Multiwatt15	Heptawatt	Powerdip 12+2+2	Multiwatt15	Powerdip 16+3+3	SO20 16+2+2
Max. $R_{\text{thj-case}}$ (PIN)	3°C/W	4°C/W	14°C/W	3°C/W	12°C/W	15°C/W

PWM CONTROLLER SELECTION GUIDE

Operating Temperature: 0 to 70°C

Parameter	SG3524	SG3525A	SG3527A	UC3842	UC3843	UC3844	UC3845
Voltage Reference	±8%	±2%	±2%	±2%	±2%	±2%	±2%
Soft Start		●	●				
PWM Latch		●	●	●	●	●	●
Under Voltage Lockout		●	●	●	●	●	●
Pulse by Pulse Current Limiting				●	●	●	●
Shutdown Terminal	●	●	●	●	●	●	●
Output Current (A)	0.1	0.1	0.1	0.2	0.2	0.2	0.2
Max. Oscillator Frequency (KHz)	300	500	500	500	500	500	500
Dual Uncommitted Outputs	●	●	●				
Single Ended Output				●	●	●	●
Totem Pole Outputs		●	●				
Separate Oscillator Synch. Terminal		●	●				
Adjustable Deadtime Control		●	●				
Low Current Start-Up				●	●	●	●
Package	DIP16			Minidip			

PWM CONTROLLER SELECTION GUIDE cont'd

Operating Temperature: -25 to 85 °C

Parameter	SG2524	SG2525A	SG2527A	UC2842	UC2843	UC2844	UC2845
Voltage Reference	±4%	±1%	±1%	±1%	±1%	±1%	±1%
Soft Start		●	●				
PWM Latch		●	●	●	●	●	●
Under Voltage Lockout		●	●	●	●	●	●
Pulse by Pulse Current Limiting				●	●	●	●
Shutdown Terminal	●	●	●	●	●	●	●
Output Current (A)	0.1	0.1	0.1	0.2	0.2	0.2	0.2
Max. Oscillator Frequency (KHz)	300	500	500	500	500	500	500
Dual Uncommitted Outputs	●	●	●				
Single Ended Output				●	●	●	●
Totem Pole Outputs		●	●				
Separate Oscillator Synch. Terminal		●	●				
Adjustable Deadtime Control		●	●				
Low Current Start-Up				●	●	●	●
Package	DIP16			Minidip			

DARLINGTON ARRAYS SELECTION GUIDE

Type	N.	V _{CEX}	I _o	Input	Configuration	Package
L601	8	90V	0.5A	General Purpose	● ▶	PLASTIC DIP-16
L602	8	90V	0.4A	14-25V PMOS	● ▶	
L603	8	90V	0.4A	5V TTL/CMOS	● ▶	
L604	8	90V	0.4A	6-15V CMOS/PMOS	● ▶	
L702B	4	90V	2A	5V TTL	●	
L702N	4	90V	2A	5V TTL	●	MULTIWATT 11
L7150	4	50V	1.5A	5V TTL/CMOS	● ▶	MULTIWATT 15
L7152	4	50V	1.5A	6-15V CMOS/PMOS	● ▶	
L7180	4	80V	1.5A	5V TTL/CMOS	● ▶	
L7182	4	80V	1.5A	6-15V CMOS/PMOS	● ▶	
ULN2001A/D	7	50V	0.5A	General Purpose	● ▶	PLASTIC DIP-16 AND SO 16
ULN2002 A/D	7	50V	0.5A	14-25V PMOS	● ▶	
ULN2003 A/D	7	50V	0.5A	5V TTL/CMOS	● ▶	
ULN2004 A/D	7	50V	0.5A	6-15V CMOS/PMOS	● ▶	
ULQ2001A/D	7	50V	0.5A	General Purpose	● ▶	
ULQ2002 A/D	7	50V	0.5A	14-25V PMOS	● ▶	
ULQ2003 A/D	7	50V	0.5A	5V TTL/CMOS	● ▶	
ULQ2004 A/D	7	50V	0.5A	6-15V CMOS/PMOS	● ▶	

● = Common emitters.
▶ = Integral suppression diodes.

■ = Isolated darlingtonts.
▷ = Predriver stage.

DARLINGTON ARRAYS SELECTION GUIDE cont'd

Type	N.	V _{CEX}	I _o	Input	Configuration	Package
ULN2064B	4	50V	1.5A	5V TTL/CMOS	● ▶	PLASTIC DIP-16
ULN2065B	4	80V	1.5A	5V TTL/CMOS	● ▶	
ULN2066B	4	50V	1.5A	6-15V CMOS/PMOS	● ▶	
ULN2067B	4	80V	1.5A	6-15V CMOS/PMOS	● ▶	
ULN2068B	4	50V	1.5A	5V CMOS/TTL	▷ ● ▶	
ULN2069B	4	80V	1.5A	5V CMOS/TTL	▷ ● ▶	
ULN2070B	4	50V	1.5A	6-15V COS/PMOS	▷ ● ▶	
ULN2071B	4	80V	1.5A	6-15V CMOS/PMOS	▷ ● ▶	
ULN2074B	4	50V	1.5A	General Purpose	■	
ULN2075B	4	80V	1.5A	General Purpose	■	
ULN2076B	4	50V	1.5A	6-15V CMOS/PMOS	■	
ULN/ULQ2077B	4	80V	1.5A	6-15V CMOS/PMOS	■	
ULN/ULQ2801A	8	50V	0.5A	General Purpose	●	
ULN/ULQ2802A	8	50V	0.5A	14-25V PMOS	●	
ULN/ULQ2803A	8	50V	0.5A	5V TTL/CMOS	●	
ULN/ULQ2804A	8	50V	0.5A	6-15V CMOS/PMOS	●	
ULN/ULQ2805A	8	50V	0.5A	High Output TTL	●	

● = Common emitters.

■ = Isolated darlington.

▶ = Integral suppression diodes.

▷ = Predriver stage.

MISCELLANEOUS SELECTION GUIDE

Type	Description	Packages
L6180/1	Octal Line Driver	DIP28/PLCC28
L6506/D	Current Controller for Stepping Motors	DIP8/SO20
TL7700A	Supply Voltage Supervisors	MINIDIPSO-8

LINEAR DRIVERS SELECTION GUIDE

Type	Description	Packages
L165	Power Operational Amplifier	PENTAWATT
L272	Dual Power Operational Amplifier	DIP-16
L272D	Dual Power Operational Amplifier	SO16
L272M	Dual Power Operational Amplifier	MINIDIP
L2720	Dual Power Operational Amplifier	8+8
L2722	Dual Power Operational Amplifier	MINIDIP
L2724	Dual Power Operational Amplifier	SIP-9
L2726	Dual Power Operational Amplifier	SO20
L2750	Dual High Power Operational Amplifier	MULTIWATT 11
L6242	Voice Coil Motor Driver	SO20

LINEAR DRIVERS/RECEIVERS SELECTION GUIDE

Type	Function	Temperature Range (°C)	Rise Time (ns)	Delay Time (ns)	Supply Current (mA)	Max Supply (V)	Package
L5170	Driver	0 to 70	—	—	30	15	DIP28/PLCC28
MC1488 D	Driver	0 to 75	55	110/275	18	30	SO-14
MC1489 D MC1489 AD	Receivers	0 to 75	120 120	25 25	16 16	10	
MC1488 P	Driver	0 to 75	55	110/275	18	30	DIP-14
MC1489 AP MC1489 P	Receivers	0 to 75	120 120	25 25	16 16	10	
MC1488 L	Driver	0 to 75	55	110/275	18	30	CERAMIC DIP-14
MC1489 AL MC1489 L	Receivers	0 to 75	120 120	25 25	16 10	10	

OTHER PROPRIETARY REGULATORS SELECTION GUIDE

Io Max. (A)	Type	Output Voltage				Package	Notes
		5V	8.5V	10V	12V		
2	L200	5.1V ← Adjustable → 40V				Pentawatt	
1	TDA8137 (*)	●				Heptawatt	
	TDA8138 (*)	●			●	SIP9	
	TDA8138A (*)	●			●	Heptawatt	+ Disable
	TDA8138B (*)	●			●		+ Reset
	TDA8139 (*)	5.1V + Adjustable				SIP9	+ Reset + Disable
0.6	TDA8134 (*)	●			●	Heptawatt	
	TDA8135 (*)	5.1V + Adjustable					
	TDA8136 (*)				●		
0.5	L4901A (*)	●				Heptawatt	+ Reset
	L4902A (*)	●				Heptawatt	+ Reset + Disable
	L4903 (*)	●				Minidip	+ Reset + Disable
	L4904A (*)	●				Minidip	+ Reset
	L4905 (*)	●				Heptawatt	+ Reset

(*) DUAL

AUTOMATIC VOLTAGE SWITCH SELECTION GUIDE

Type Number	Description	Packages
AVS08	Automatic Mains Selector (110/220V AC) for SMPS<200W	DIP8/TO220AB
AVS10	Automatic Mains Selector (110/220V AC) for SMPS<300W	DIP8/TO220AB
AVS12	Automatic Mains Selector (110/220V AC) for SMPS<500W	DIP8/TO220AB
AVS20	Automatic Mains Selector (110/220V AC) for SMPS<300W	DIP8/TO220AB

CROSS REFERENCE

INDUSTRY STANDARD	NEAREST SGS-THOMSON TYPE	INDUSTRY STANDARD	NEAREST SGS-THOMSON TYPE	INDUSTRY STANDARD	NEAREST SGS-THOMSON TYPE
BURR BROWN		CA555E	NE555N	LM2902J	LM2902J
OPA620KP	TSH150CN	CA741CE	UA741CN	LM2902N	LM2902N
OPA620KU	TSH150CD	CA741CT	UA741CH	LM2903D	LM2903D
ELANTEC		CA741E	UA741EN	LM2903N	LM2903N
EL2073CN	TSH150CN	CA741T	UA741H	LM2904D	LM2904D
EL2073CS	TSH150CD	CA748CE	UA748CN	LM2904N	LM2904N
HARRIS		CA748CT	UA748CH	LM301AD	LM301AD
(Including GE/RCA/INTERSIL)		CA748T	UA748J	LM301AJ	LM301AJ
CA081AE	TL081ACN	ICM7555CBA	TS555CD	LM301AN	LM301AN
CA081BE	TL081BCN	ICM7555IPA	TS555IN	LM308AD	LM308AD
CA081E	TL081CN	ICM7556IPD	TS556IN	LM308AJ-8	LM308AJ
CA082AE	TL082ACN	MOTOROLA		LM308AN	LM308AN
CA082BE	TL082BCN	LF347BN	LF347BN	LM308D	LM308D
CA082E	TL082CN	LF347N	LF347N	LM308J	LM308J
CA084AE	TL084ACN	LF351D	LF351D	LM308N	LM308N
CA084BE	TL084BCN	LF351N	LF351N	LM311D	LM311D
CA084E	TL084CN	LF353D	LF353D	LM311J	LM311J
CA124E	LM124N	LF353N	LF353N	LM311N	LM311N
CA139AF	LM139AJ	LF355J	LF355J	LM324AD	LM324AD
CA139E	LM139N	LF356J	LF356J	LM324AN	LM324AN
CA139F	LM139J	LF357J	LF357J	LM324AJ	LM324AJ
CA1458E	MC1458N	LM124J	LM124J	LM324D	LM324D
CA1558E	MC1558N	LM139AJ	LM139AJ	LM324J	LM324J
CA158E	LM158N	LM139J	LM139J	LM324N	LM324N
CA224E	LM224N	LM148J	LM148J	LM339AJ	LM339AJ
CA239AE	LM239AN	LM158J	LM158J	LM339AN	LM339AN
CA239AF	LM239AJ	LM201AD	LM201AD	LM339D	LM339D
CA239E	LM239N	LM201AN	LM201AN	LM339N	LM339N
CA239F	LM239J	LM208AD	LM208AD	LM348D	LM348D
CA258E	LM258N	LM208AN	LM208AN	LM348J	LM348J
CA2901E	LM2901N	LM208D	LM208D	LM348N	LM348N
CA2901F	LM2901J	LM208N	LM208N	LM358D	LM358D
CA2902E	LM2902N	LM211D	LM211D	LM358J	LM358J
CA2904E	LM2904N	LM224D	LM224D	LM358N	LM358N
CA301AE	LM301AN	LM224J	LM224J	LM393AN	LM393AN
CA311E	LM311N	LM239AJ	LM239AJ	LM393D	LM393D
CA324E	LM324N	LM239D	LM239D	LM393N	LM393N
CA3290E	LM393N	LM239J	LM239J	LM833D	LM833D
CA339AE	LM339AN	LM248J	LM248J	LM833N	LM833N
CA339AF	LM339AJ	LM258D	LM258D	MC1455D	NE555D
CA339E	LM339N	LM2901D	LM2901D	MC1455P1	NE555N
CA339F	LM339J	LM2901J	LM2901J	MC1455U	NE555J
CA358AE	LM358AN	LM2901N	LM2901N	MC1458D	MC1458D
CA358E	LM358N	LM2902D	LM2902D	MC1458P1	MC1458N

CROSS REFERENCE

INDUSTRY STANDARD	NEAREST SGS-THOMSON TYPE	INDUSTRY STANDARD	NEAREST SGS-THOMSON TYPE	INDUSTRY STANDARD	NEAREST SGS-THOMSON TYPE
MOTOROLA (cont'd)		MC3403L	MC3403J	TL081ACP	TL081ACN
MC1458U	MC1458J	MC3403P	MC3403N	TL081CD	TL081CD
MC1555U	SE555J	MC3456L	NE556J	TL081CJ	TL081CJ
MC1558U	MC1558J	MC3456P	NE556N	TL081CP	TL081CN
MC1741CD	UA741CD	MC3503L	MC3503J	TL081MJ	TL081MJ
MC1741CG	UA741CH	MC3556L	SE556J	TL082ACD	TL082ACD
MC1741CP1	UA741CN	MC4558CD	MC4558CN	TL082ACP	TL082ACN
MC1741CU	UA741CJ	MC4558CP1	MC4558CN	TL082CD	TL082CD
MC1741G	UA741MH	MC4558CU	MC4558CJ	TL082CJ	TL082CJ
MC1741U	UA741MJ	TL061ACD	TL061ACD	TL082CP	TL082CN
MC1748CD	UA748CD	TL061ACP	TL061ACN	TL082MJ	TL082MJ
MC1748CG	UA748CH	TL061CD	TL061CD	TL084ACN	TL084ACN
MC1748CP1	UA748CN	TL061CP	TL061CN	TL084CN	TL084CN
MC1748CU	UA748CJ	TL061MJD	TL061MJ	TL084CJ	TL084CN
MC1748G	UA748MH	TL061VD	TL061ID	TL084MJ	TL084MJ
MC1748U	UA748MJ	TL061VP	TL061IN	NATIONAL	
MC1776CD	UA776CD	TL062ACD	TL062ACD	LF255M	LF255D
MC1776CG	UA776CH	TL062ACP	TL062ACN	LF255N	LF255N
MC1776CP1	UA776CN	TL062CD	TL062CD	LF256M	LF256D
MC1776G	UA776MH	TL062CP	TL062CN	LF256N	LF256N
MC3302D	LM239D	TL062MJD	TL062MJ	LF257M	LF257D
MC3302L	LM239J	TL062VD	TL062ID	LF257N	LF257N
MC3302P	LM239N	TL062VP	TL062IN	LF347J	LF347J
MC3303D	MC3303D	TL064ACD	TL064ACD	LF347M	LF347D
MC3303L	MC3303J	TL064ACN	TL064ACN	LF347N	LF347N
MC3303P	MC3303N	TL064CD	TL064CD	LF351M	LF351D
MC33078D	MC33078D	TL064CN	TL064CN	LF351N	LF351N
MC33078P	MC33078N	TL064MJ	TL064MJ	LF353M	LF353D
MC33171D	MC33171D	TL064VD	TL064ID	LF353N	LF353N
MC33171P	MC33171N	TL064VN	TL064IN	LF355M	LF355D
MC33172D	MC33172D	TL071ACD	TL071ACD	LF355N	LF355N
MC33172P	MC33172N	TL071ACP	TL071ACN	LF356M	LF356D
MC33174D	MC33174D	TL071CD	TL071CD	LF356N	LF356N
MC33174P	MC33174N	TL071CJD	TL071CJ	LF357M	LF357D
MC34001AP	MC34001AN	TL071CP	TL071CN	LF357N	LF357N
MC34001BP	MC34001BN	TL072ACD	TL072ACD	LM101AM	LM101AD
MC34001P	MC34001N	TL072ACP	TL072ACN	LM119J	LM119J
MC34002AP	MC34002AN	TL072CD	TL072CD	LM124AJ	LM124AJ
MC34002BP	MC34002BN	TL072CJD	TL072CJ	LM124J	LM124J
MC34002P	MC34002N	TL072CP	TL072CN	LM139AJ	LM139AJ
MC34004AP	MC34004AN	TL074ACN	TL074ACN	LM139J	LM139J
MC34004BP	MC34004BN	TL074CN	TL074CN	LM1458J	MC1458J
MC34004P	MC34004N	TL074CJ	TL074CJ	LM1458M	MC1458D
MC3403D	MC3403D	TL081ACD	TL081ACD	LM1458N	MC1458N

CROSS REFERENCE

INDUSTRY STANDARD	NEAREST SGS-THOMSON TYPE	INDUSTRY STANDARD	NEAREST SGS-THOMSON TYPE	INDUSTRY STANDARD	NEAREST SGS-THOMSON TYPE
NATIONAL (cont'd)		LM318N	LM318N	LM393AJ	LM393AJ
LM146J	LM146J	LM319J	LM319J	LM393AN	LM393AN
LM148J	LM148J	LM319M	LM319D	LM393J	LM393J
LM1558J	MC1558J	LM319N	LM319N	LM393M	LM393D
LM158AJ	LM158AJ	LM324AJ	LM324AJ	LM393N	LM393N
LM158J	LM158J	LM324AM	LM324AD	LM555CJ	NE555J
LM193AJ	LM193AJ	LM324AN	LM324AN	LM555CM	NE555D
LM193J	LM193J	LM324J	LM324J	LM555CN	NE555N
LM201AM	LM201AD	LM324M	LM324D	LM555J	SE555J
LM201AN	LM201AN	LM324N	LM324N	LM556CJ	NE556J
LM219J	LM219J	LM3302J	LM239J	LM556CM	NE556D
LM224AJ	LM224AJ	LM3302N	LM239N	LM556CN	NE556N
LM224J	LM224J	LM3303N	MC3303N	LM556J	SE556J
LM239AJ	LM239AJ	LM334M	LM334D	LM741AH	UA741AH
LM239J	LM239J	LM334Z	LM334Z	LM741AJ	UA741AJ
LM246J	LM246J	LM335AM	LM335AD	LM741CH	UA741CH
LM248J	LM248J	LM335AZ	LM335AZ	LM741CJ	UA741CJ
LM2901J	LM2901J	LM335M	LM335D	LM741CM	UA741CD
LM2901M	LM2901D	LM335Z	LM335Z	LM741CN	UA741CN
LM2901N	LM2901N	LM336BM-2.5	LM336BD	LM741EH	UA741EH
LM2902J	LM2902J	LM336BZ-2.5	LM336BZ	LM741EN	UA741EN
LM2902M	LM2902D	LM336M-2.5	LM336D	LM741H	UA741MH
LM2902N	LM2902N	LM336Z-2.5	LM336Z	LM741J	UA741MJ
LM2903M	LM2903D	LM339AJ	LM339AJ	LM776CH	UA776CH
LM2903N	LM2903N	LM339AM	LM339AD	LM776CN	UA776CN
LM2904J	LM2904J	LM339AN	LM339AN	LM776M	UA776MH
LM2904M	LM2904D	LM339J	LM339J	LM833M	LM833D
LM2904N	LM2904N	LM339M	LM339D	LM833N	LM833N
LM293AJ	LM293AJ	LM339N	LM339N	LMC555CM	TS555CD
LM293J	LM293J	LM3403J	MC3403J	LMC555CN	TS555CN
LM293N	LM293N	LM3403M	MC3403D	LMC660AIM	TS27M4BID
LM301AJ	LM301AJ	LM3403N	MC3403N	LMC660AIN	TS27M4BIN
LM301AM	LM301AD	LM346J	LM346J	LMC660CM	TS27M4ACD
LM301AN	LM301AN	LM346M	LM346D	LMC660CN	TS27M4ACN
LM308AJ-8	LM308AJ	LM346N	LM346N	LMC662AIM	TS27M2BID
LM308AM	LM308AD	LM348J	LM348J	LMC662AIN	TS27M2BIN
LM308AN	LM308AN	LM348M	LM348D	LMC662CM	TS27M2ACD
LM308J-8	LM308J	LM348N	LM348N	LMC662CN	TS27M2ACN
LM308M	LM308D	LM3503J	MC3503J	LPC660AIM	TS27L4BID
LM308N	LM308N	LM358AM	LM358AD	LPC660AIN	TS27L4BIN
LM311J-8	LM311J	LM358AN	LM358AN	LPC660IM	TS27L4AID
LM311M	LM311D	LM358J	LM358J	LPC660IN	TS27L4AIN
LM311N	LM311N	LM358M	LM358D	LPC662AIM	TS27L2BID
LM318M	LM318D	LM358N	LM358N	LPC662AIN	TS27L2BIN

INDUSTRY STANDARD	NEAREST SGS-THOMSON TYPE
NATIONAL (cont'd)	
LPC662IM	TS27L2AID
LPC662IN	TS27L2AIN
OP07CP	OP07CN
OP07DP	OP07DN
TL081CP	TL081CN
TL082CP	TL082CN
NEC	
UPC1458C	MC1458N
UPC1458G	MC1458D
UPC1555C	NE555N
UPC1558C	MC1558N
UPC156D	LM208N
UPC157C	LM201AN
UPC159D	LM318N
UPC251C	MC1458IN
UPC251G	MC1458ID
UPC271C	LM211N
UPC271G	LM211D
UPC272C	LM219N
UPC272D	LM219J
UPC272G	LM219D
UPC301AC	LM301AN
UPC311C	LM311N
UPC319G	LM319D
UPC324C	LM324N
UPC324G	LM324D
UPC339C	LM339N
UPC339G	LM339D
UPC3403C	MC3403N
UPC3403G	MC3403D
UPC356C	LF356N
UPC357C	LF357N
UPC358C	LM358N
UPC358G	LM358D
UPC393C	LM393N
UPC451C	LM224N
UPC451D	LM224J
UPC452C	MC3303N
UPC452G	MC3303D
UPC4558G	MC4558CD
UPC4558N	MC4558CN
UPC4741C	LM348N
UPC4741G	LM348D

INDUSTRY STANDARD	NEAREST SGS-THOMSON TYPE
UPC741C	UA741CN
UPD555C	TS555CN
UPD555G2	TS555CD
UPD556C	TS556CN
UPD556G2	TS556CD
SAMSUNG	
KS555D	TS555ID
KS555HD	TS555CD
KS555HN	TS555CN
KS555N	TS555IN
KS556D	TS556CD
KS556N	TS556CN
SIEMENS	
TBA222	UA741H
TBA222B	UA741N
TBB741G	UA741CD
SIGNETICS	
ICM7555CD	TS555CD
ICM7555CN	TS555CN
ICM7555ID	TS555ID
ICM7555IN	TS555IN
LM111D	LM111D
LM119D	LM119D
LM119F	LM119J
LM124D	LM124D
LM124F	LM124J
LM124N	LM124N
LM139AD	LM139AD
LM139AF	LM139AJ
LM139D	LM139D
LM139F	LM139J
LM139N	LM139N
LM158F	LM158J
LM158N	LM158N
LM193AF	LM193AJ
LM193D	LM193D
LM193N	LM193N
LM211D	LM211D
LM211N	LM211N
LM219D	LM219D
LM219F	LM219J
LM224D	LM224D
LM224F	LM224J
LM224N	LM224N

INDUSTRY STANDARD	NEAREST SGS-THOMSON TYPE
LM239AD	LM239AD
LM239AF	LM239AJ
LM239AN	LM239AN
LM239D	LM239D
LM239F	LM239J
LM239N	LM239N
LM258F	LM258J
LM258N	LM258N
LM2901D	LM2901D
LM2901F	LM2901J
LM2901N	LM2901N
LM2903F	LM2903J
LM2903N	LM2903N
LM293AF	LM293AJ
LM293F	LM293J
LM293N	LM293N
LM311D	LM311D
LM311F	LM311J
LM311N	LM311N
LM319D	LM319D
LM319F	LM319J
LM324D	LM324D
LM324F	LM324J
LM324N	LM324N
LM339AD	LM339AD
LM339AF	LM339AJ
LM339AN	LM339AN
LM339D	LM339D
LM339F	LM339J
LM339N	LM339N
LM358D	LM358D
LM358F	LM358J
LM358N	LM358N
LM393AF	LM393AJ
LM393AN	LM393AN
LM393D	LM393D
LM393F	LM393J
LM393N	LM393N
MC1458D	MC1458D
MC1458FE	MC1458J
MC1458N	MC1458N
MC1558D	MC1558D
MC1558FE	MC1558J
MC1558N	MC1558N

CROSS REFERENCE

INDUSTRY STANDARD SIGNETICS (cont'd)	
MC3302D	LM239D
MC3302F	LM239J
MC3302N	LM239N
MC3303D	MC3303D
MC3303F	MC3303J
MC3303N	MC3303N
MC3403CF	MC3403J
MC3403CN	MC3403N
MC3403D	MC3403D
MC3503F	MC3503J
NE4558D	MC4558CD
NE4558F	MC4558CJ
NE4558N	MC4558CN
NE532D	LM358D
NE532F	LM358J
NE532N	LM358N
NE555D	NE555D
NE555F	NE555J
NE555N	NE555N
NE556D	NE556D
NE556F	NE556J
NE556N	NE556N
SA1458D	MC1458ID
SA1458N	MC1458IN
SA4558D	MC4558ID
SA4558N	MC4558IN
SA532D	LM2904D
SA532FE	LM2904J
SA532N	LM2904N
SA534D	LM2902D
SA534F	LM2902J
SA534N	LM2902N
SA741CN	UA741IN
SE555F	SE555J
SE555F	SE556J
UA741CD	UA741CD
UA741CFE	UA741CJ
UA741CN	UA741CN
UA741FE	UA741MJ
UA741N	UA741MN
TEXAS	
LM124AJ	LM124AJ
LM124J	LM124J
LM139AJ	LM139AJ

INDUSTRY STANDARD	NEAREST SGS-THOMSON TYPE
LM139J	LM139J
LM148J	LM148J
LM158AJG	LM158AJ
LM158JG	LM158J
LM193AJG	LM193AJ
LM201AD	LM201AD
LM201AP	LM201AN
LM211D	LM211D
LM211P	LM211N
LM224AD	LM224AD
LM224AJ	LM224AJ
LM224AN	LM224AN
LM224D	LM224D
LM224J	LM224J
LM224N	LM224N
LM239AD	LM239AD
LM239AJ	LM239AJ
LM239AN	LM239AN
LM239D	LM239D
LM239J	LM239J
LM239N	LM239N
LM248D	LM248D
LM248J	LM248J
LM248N	LM248N
LM258AJG	LM258AJ
LM258D	LM258D
LM258JG	LM258J
LM258P	LM258N
LM2901D	LM2901D
LM2901J	LM2901J
LM2901N	LM2901N
LM2902D	LM2902D
LM2902J	LM2902J
LM2902N	LM2902N
LM2903D	LM2903D
LM2903JG	LM2903J
LM2903P	LM2903N
LM2904D	LM2904D
LM2904JG	LM2904J
LM2904P	LM2904N
LM293AJG	LM293AJ
LM293D	LM293D
LM293JG	LM293J
LM301AD	LM301AD

INDUSTRY STANDARD	NEAREST SGS-THOMSON TYPE
LM301AJG	LM301AJ
LM301AP	LM301AN
LM311D	LM311D
LM311JG	LM311J
LM311P	LM311N
LM318D	LM318D
LM318P	LM318N
LM324AD	LM324AD
LM324AJ	LM324AJ
LM324AN	LM324AN
LM324D	LM324D
LM324J	LM324J
LM324N	LM324N
LM3302D	LM239D
LM3302J	LM239J
LM3302N	LM239N
LM339AD	LM339AD
LM339AJ	LM339AJ
LM339AN	LM339AN
LM339D	LM339D
LM339J	LM339J
LM339N	LM339N
LM348D	LM348D
LM348J	LM348J
LM348N	LM348N
LM358AD	LM358AD
LM358AJG	LM358AJ
LM358AP	LM358AN
LM358D	LM358D
LM358JG	LM358J
LM358P	LM358N
LM393AD	LM393AD
LM393AJG	LM393AJ
LM393AP	LM393AN
LM393D	LM393D
LM393JG	LM393J
LM393P	LM293N
LM393P	LM393N
MC1458D	MC1458D
MC1458JG	MC1458J
MC1458P	MC1458N
MC1558JG	MC1558J
MC3303D	MC3303D
MC3303J	MC3303J

CROSS REFERENCE

INDUSTRY STANDARD	NEAREST SGS-THOMSON TYPE	INDUSTRY STANDARD	NEAREST SGS-THOMSON TYPE	INDUSTRY STANDARD	NEAREST SGS-THOMSON TYPE
TEXAS (cont'd)		TL064ACN	TL064ACN	TL082BCP	TL082BCN
MC3303N	MC3303N	TL064BCD	TL064BCD	TL082CD	TL082CD
MC3403D	MC3403D	TL064BCN	TL064BCN	TL082CP	TL082CN
MC3403J	MC3403J	TL064CD	TL064CD	TL082ID	TL082ID
MC3403N	MC3403N	TL064CJ	TL064CJ	TL082IP	TL082IN
MC3503J	MC3503J	TL064CN	TL064CN	TL084ACD	TL084ACD
NE555D	NE555D	TL064ID	TL064ID	TL084ACJ	TL084ACJ
NE555JG	NE555J	TL064IJ	TL064IJ	TL084ACN	TL084ACN
NE555P	NE555N	TL064IN	TL064IN	TL084BCD	TL084BCD
NE556D	NE556D	TL071ACD	TL071ACD	TL084BCJ	TL084BCJ
NE556J	NE556J	TL071ACP	TL071ACN	TL084BCN	TL084BCN
NE556N	NE556N	TL071BCD	TL071BCD	TL084CD	TL084CD
OP07CP	OP07CN	TL071BCP	TL071BCN	TL084CJ	TL084CJ
OP07DP	OP07DN	TL071CD	TL071CD	TL084CN	TL084CN
RC4558D	MC4558CD	TL071CP	TL071CN	TL084ID	TL084ID
RC4558JG	MC4558CJ	TL071ID	TL071ID	TL084IJ	TL084IJ
RC4558P	MC4558CN	TL071IP	TL071IN	TL084IN	TL084IN
RV4558D	MC4558ID	TL072ACD	TL072ACD	TL084MJ	TL084MJ
RV4558P	MC4558IN	TL072ACP	TL072ACN	TLC271ACD	TS271ACD
SA555D	SA555D	TL072BCD	TL072BCD	TLC271ACP	TS271ACN
SA555JG	SA555J	TL072BCP	TL072BCN	TLC271AID	TS271AID
SA555P	SA555N	TL072CD	TL072CD	TLC271AIP	TS271AIN
SA556D	SA556D	TL072CP	TL072CN	TLC271BCD	TS271BCD
SA556J	SA556J	TL072ID	TL072ID	TLC271BCP	TS271BCN
SA556N	SA556N	TL072IP	TL072IN	TLC271BID	TS271BID
SE555JG	SE555J	TL074ACD	TL074ACD	TLC271BIP	TS271BIN
SE556J	SE556J	TL074ACN	TL074ACN	TLC271CD	TS271CD
TL061ACD	TL061ACD	TL074BCD	TL074BCD	TLC271CP	TS271CN
TL061ACP	TL061ACN	TL074BCN	TL074BCN	TLC271ID	TS271ID
TL061BCD	TL061BCD	TL074CD	TL074CD	TLC271IP	TS271IN
TL061BCP	TL061BCN	TL074CJ	TL074CJ	TLC272ACD	TS272ACD
TL061CD	TL061CD	TL074CN	TL074CN	TLC272ACP	TS272ACN
TL061CP	TL061CN	TL074ID	TL074ID	TLC272AID	TS272AID
TL061ID	TL061ID	TL074IN	TL074IN	TLC272AIP	TS272AIN
TL061IP	TL061IN	TL081ACD	TL081ACD	TLC272BCD	TS272BCD
TL062ACP	TL062ACN	TL081ACP	TL081ACN	TLC272BCP	TS272BCN
TL062ACPD	TL062ACD	TL081BCD	TL081BCD	TLC272BID	TS272BID
TL062BCD	TL062BCD	TL081BCP	TL081BCN	TLC272BIP	TS272BIN
TL062BCP	TL062BCN	TL081CD	TL081CD	TLC272CD	TS272CD
TL062CD	TL062CD	TL081CP	TL081CN	TLC272CP	TS272CN
TL062CP	TL062CN	TL081ID	TL081ID	TLC272ID	TS272ID
TL062ID	TL062ID	TL081IP	TL081IN	TLC272IP	TS272IN
TL062IP	TL062IN	TL082ACD	TL082ACD	TLC274ACD	TS274ACD
TL064ACD	TL064ACD	TL082BCD	TL082BCD	TLC274ACN	TS274ACN

CROSS REFERENCE

INDUSTRY STANDARD	NEAREST SGS-THOMSON TYPE	INDUSTRY STANDARD	NEAREST SGS-THOMSON TYPE	INDUSTRY STANDARD	NEAREST SGS-THOMSON TYPE
TEXAS (cont'd)		TLC27M2CP	TS27M2CN	TLC556CN	TS556CN
TLC274AID	TS274AID	TLC27M2ID	TS27M2ID	TLC556ID	TS556ID
TLC274AIP	TS274AIN	TLC27M2IP	TS27M2IN	TLC556IN	TS556IN
TLC274BCD	TS274BCD	TLC27M4ACD	TS27M4ACD	UA741CD	UA741CD
TLC274BCN	TS274BCN	TLC27M4ACN	TS27M4ACN	UA741CJG	UA741CJ
TLC274BID	TS274BID	TLC27M4AID	TS27M4AID	UA741CP	UA741CN
TLC274BIP	TS274BIN	TLC27M4AIN	TS27M4AIN	UA741MJG	UA741J
TLC274CD	TS274CD	TLC27M4BCD	TS27M4BCD	UA748CD	UA748CD
TLC274CN	TS274CN	TLC27M4BCN	TS27M4BCN	UA748CJG	UA748CJ
TLC274ID	TS274ID	TLC27M4BID	TS27M4BID	UA748CP	UA748CN
TLC274IN	TS274IN	TLC27M4BIN	TS27M4BIN	UA748MJG	UA748J
TLC27L2ACD	TS27L2ACD	TLC27M4CD	TS27M4CD	TOSHIBA	
TLC27L2ACP	TS27L2ACN	TLC27M4CN	TS27M4CN	TA7504P	UA741CN
TLC27L2AID	TS27L2AID	TLC27M4ID	TS27M4ID	TA75061P	TL061CN
TLC27L2AIP	TS27L2AIN	TLC27M4IN	TS27M4IN	TA75062F	TL062CD
TLC27L2BCD	TS27L2BCD	TLC339CD	TS339CD	TA75062P	TL062CN
TLC27L2BCP	TS27L2BCN	TLC339CN	TS339CN	TA75064F	TL064CD
TLC27L2BID	TS27L2BID	TLC339ID	TS339ID	TA75064P	TL064IN
TLC27L2BIP	TS27L2BIN	TLC339IN	TS339IN	TA75064P	TL064CN
TLC27L2CD	TS27L2CD	TLC3702CD	TS3702CD	TA7506P	LM301AN
TLC27L2CPC	TS27L2CN	TLC3702CP	TS3702CN	TA75071F	TL071CD
TLC27L2ID	TS27L2ID	TLC3702ID	TS3702ID	TA75071P	TL071CN
TLC27L2IP	TS27L2IN	TLC3702IP	TS3702IN	TA75072F	TL072CD
TLC27L4ACD	TS27L4ACD	TLC3704CD	TS3704CD	TA75072P	TL072CN
TLC27L4ACN	TS27L4ACN	TLC3704CN	TS3704CN	TA75074F	TL074CD
TLC27L4AID	TS27L4AID	TLC3704ID	TS3704ID	TA75074P	TL074CN
TLC27L4AIN	TS27L4AIN	TLC3704IN	TS3704IN	TA75339F	LM2901D
TLC27L4BCD	TS27L4BCD	TLC372CD	TS372CD	TA75339P	LM2901N
TLC27L4BCN	TS27L4BCN	TLC372CP	TS372CN	TA75358CF	LM358D
TLC27L4BID	TS27L4BID	TLC372ID	TS372ID	TA75358CP	LM358N
TLC27L4BIN	TS27L4BIN	TLC372IP	TS372IN	TA75358F	LM2904D
TLC27L4CD	TS27L4CD	TLC374CD	TS374CD	TA75358P	LM2904N
TLC27L4CN	TS27L4CN	TLC374CN	TS374CN	TA75393F	LM2903D
TLC27L4ID	TS27L4ID	TLC374ID	TS374ID	TA75393P	LM2903N
TLC27L4IN	TS27L4IN	TLC374IN	TS374IN	TA7540P	UA776IN
TLC27M2ACD	TS27M2ACD	TLC393CD	TS393CD	TA75458F	MC1458D
TLC27M2ACP	TS27M2ACN	TLC393CP	TS393CN	TA75558F	MC4558CD
TLC27M2AID	TS27M2AID	TLC393ID	TS393ID	TA75558P	MC4558CN
TLC27M2AIP	TS27M2AIN	TLC393IP	TS393IN	TA7555F	NE555D
TLC27M2BCD	TS27M2BCD	TLC555CD	TS555CD	TA7555P	NE555N
TLC27M2BCP	TS27M2BCN	TLC555CP	TS555CN	TA75902F	LM2902D
TLC27M2BID	TS27M2BID	TLC555ID	TS555ID	TA75902P	LM2902N
TLC27M2BIP	TS27M2BIN	TLC555IP	TS555IN		
TLC27M2CD	TS27M2CD	TLC556CD	TS556CD		

TAPE AND REEL SPECIFICATION

TAPE AND REEL PACKING SPECIFICATION FOR SOIC

1 - PURPOSE :

This specification is formulated to provide dimensions, tolerances and characteristics about tape and reel necessary to surface mount components such that they may be automatically placed. This specification covers taping for active surface mount components in SOIC package type.

2 - REFERENCE DOCUMENTS

2 - 1 . "EIA 481-A"

2 - 2 . "IEC 286-3"

2 - 3 . "Special customer request"

3 - GENERAL

3 - 1 . Reel material = Plastic antistatic or conductive

3 - 2 . Cavity tape material = Black conductive (less than $10^5 \Omega$ per square)

3 - 3 . Cover tape material = Transparent antistatic (less than $10^{10} \Omega$ per square) or conductive (less than $10^5 \Omega$ per square)

4 - QUANTITY AND DIMENSIONS

All drawings dimensions are in millimeters.


4.1 - QUANTITY AND DIMENSIONS - See table 1

Table 1.

PACKAGE	TAPE WIDTH (mm)	QTY / REEL
SO8	12	2500
SO14	16	2500
SO16 (narrow)	16	2500

4.2 - LEADER AND TRAINER

Figure 1.




TAPE AND REEL SPECIFICATION

The trailer end of the tape carrier is secured to the reel.
The devices are oriented with the terminals facing to the bottom of the carrier pocket.

4.3 - DEVICES ORIENTATION

Figure 2.



The devices are oriented in the carrier pocket with pin number 1 adjacent to the sprocket holes.

4.4 - OVERALL REEL DIMENSIONS

Figure 3.





Figure 4.



4.4 - OVERALL REEL DIMENSIONS (continued)

Table 2.

Tape Size	A max	B min	C	D min	N min	G	T max	R min
12 mm	330	1.5	13 ± 0.2	20.2	50	12.4 +2/-0	18.4	30
16 mm	330	1.5	13 ± 0.2	20.2	50	12.4 +2/-0	22.4	40

4.5 - CARRIER POCKET DIMENSIONS

Figure 5.




Table 3.

Tape Size	D	E	P _O	T	A _O	B _O	K _O
12 / 16mm	1.5 +0.1/0	1.75 ± 0.1	4 ± 0.1	0.4		See note	

Table 4.

Tape Size	B ₁ max	D ₁ min	F	K max	P ₁	W
12mm	8.2	1.5	5.5 ± 0.05	4.5	2 ± 0.05	12 ± 0.3
16mm	12.1	1.5	7.5 ± 0.1	6.5	2 ± 0.1	16 ± 0.3

Note : A_o, B_o and K_o are determined by components size. The clearance between the component and the carrier pocket is :

- a - 0.05 mm minimum to 0.65 mm maximum for 12 mm tape
- b - 0.05 mm minimum to 0.90 mm maximum for 16 mm tape

DATASHEETS


AUTOMATIC VOLTAGE SWITCH (SMPS < 200W)

CONTROLLER

- 50/60Hz FULL COMPATIBILITY
- INTEGRATED VOLTAGE REGULATOR
- TRIGGERING PULSE TRAIN OF THE TRIAC
- PARASITIC FILTER
- LOW POWER CONSUMPTION

TRIAC

- HIGH EFFICIENCY AND SAFETY SWITCHING
- UNINSULATED PACKAGE : AVS08CB
- INSULATED PACKAGE 2500V(RMS) : AVS08CBI
- $V_{DRM} = \pm 500\text{ V}$
- $I_{T(RMS)} : 5\text{ A}$




DESCRIPTION


The AVS08 kit is an automatic mains selector (110/220V AC) to be used in SMPS < 200 W. It is composed of 2 devices :

- The **Controller** is optimized for low consumption and high security triggering of the triac. When connected to V_{SS} , the **mode** input activates an additional **option**. If the main power drops from 220V to 110V, the triac control remains locked to the 220V mode and avoids any high voltage spike when the voltage is restored to 220V. When connected to V_{DD} , the **mode** input deactivates this **option**.
- The **TRIAC** is specially designed for this application. An optimization between sensitivity and dynamic parameters of the triac gate highly reduces the losses of supply resistor and allows excellent immunity against disturbances.

PIN CONNECTION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

CONTROLLER AVS1BCP08

Symbol	Parameter	Value		Unit
		Min.	Max.	
V _{SS}	Supply voltage	- 12	0.5	V
V _I / V _O	I / O voltage	V _{SS} - 0.5	0.5	V
I _I / I _O	I / O current	- 40	+ 40	mA
T _{stg}	Storage Temperature	- 60	+ 150	°C
T _{oper}	Operating Temperature code " C " " T "	0 - 40	+ 70 + 105	°C

TRIAC AVS08CB / AVS08CBI T_j = +25°C (unless otherwise specified)

Symbol	Parameter		Value	Unit
V _{DRM}	Repetitive peak off-state voltage (2)		± 500	V
I _{T(RMS)}	RMS on-state current (360° conduction angle)	AVS08CB T _C = 100°C	5	A
		AVS08CBI T _C = 95°C		
I _{TSM}	Non repetitive surge peak on-state current (T _j initial = 25°C)		70 65	A
i ² t	i ² t value		t = 10ms	A ² s
di/dt	Critical rate of rise of on-state current (1)		Repetitive F = 50Hz	A/μs
			Non Repetitive	
T _{stg} T _j	Storage Temperature Junction Temperature Range		- 40 + 125 - 10 + 125	°C

(1) Gate supply : I_G = 100mA - di/dt = 1A/μs

(2) T_j = 125°C

THERMAL RESISTANCES

TRIAC AVS08CB / AVS08CBI

Symbol	Parameter	Value	Unit	
Rth (j-a)	Junction-to-ambient	60	°C/W	
Rth (j-c) DC	Junction-to-case for DC	AVS08CB	5.4	°C/W
		AVS08CBI	6.3	
Rth (j-c) AC	Junction-to-case for 360° conduction angle (F = 50Hz)	AVS08CB	4.0	°C/W
		AVS08CBI	4.7	


DC GENERAL ELECTRICAL CHARACTERISTICS

TRIAC AVS08CB / AVS08CBI

Symbol	Parameter	Value		Unit
		Min.	Max.	
V _{TM} *	I _{TM} = 7A t _p = 10ms T _j = 25°C		1.65	V
I _{DRM} *	V _{DRM} rated Gate open T _j = 25°C		10	μA

* For either polarity of electrode A2 voltage with reference to electrode A1.

Fig. 1 :Maximum RMS power dissipation versus RMS on-state current (F = 60Hz).
(Curves are cut off by (di/dt)c limitation)



DC GENERAL ELECTRICAL CHARACTERISTICS (continued)


CONTROLLER AVS1BCP08 $T_{oper} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Value			Unit
		Min	Typ	Max	
V_{SS} (pin 1) (Vreg)	Shunt regulator	- 10	- 9	- 8	V
I_{SS} (pin 1) (Vreg) (@ $V_{SS} = 9V$)	Supply current	0.4		25	mA
I_{SS} (pin 1) (@ triac gate non connected)	Quiescent current			1	mA
F (pin 3) (@ R = 91k Ω) (C = 100pF)	Oscillator frequency	42	44	46	KHz
V_M (pin 8) V_{th} (3)	Peak voltage of detection high-threshold	4.08	4.25	4.42	V
V_M (pin 8) V_h (3)	Peak voltage of detection hysteresis	0.370	0.4	0.420	V
(1) V_M (pin 8) V_{th} (3)	Zero-crossing detection high-threshold	95	110	125	mV
V_M (pin 8) V_h (3)	Zero-crossing detection hysteresis	27	50	80	mV
(2) V_{razht} (4)	Power-on-reset activation threshold		$V_{reg} \times 0.89$		V
(2) V_{razlt} (4)	Power-down-reset activation threshold	3		6.95	V
Mode (pin 7)	V_{IL} (4) V_{IH} (4)	0.7 Vreg		0.3 Vreg	v
V_G (pin 5)	V_{OL} ($I_{VG} = 25mA$) Leakage current ($V_G = V_{DD}$)			1 + 50	V μA


NOTES :

- (1) : This value gives a typical noise immunity on the zero-crossing detection of $110mV \times 1018/18 = 6.20V$ on the main supply
- (2) : See following diagram
- (3) : Voltage referred to V_{SS}
- (4) : Voltage referred to V_{DD}


POWER-ON AND POWER-OFF RESET BEHAVIOUR



TYPICAL APPLICATION




ORDERING INFORMATION



PACKAGE MECHANICAL DATA


8 PINS - PLASTIC DIP

CONTROLLER



TO220AB (Plastic) (in millimeters)

TRIAC



REF.	DIMENSIONS			
	Millimeters		Inches	
	Min.	Max.	Min.	Max.
A	10.20	10.40	0.401	0.401
B	14.23	15.87	0.560	0.625
C	12.70	14.70	0.500	0.579
D	5.85	6.85	0.230	0.270
F		4.50		0.178
G	2.54	3.00	0.100	0.119
H	4.48	4.82	0.176	0.190
I	3.55	4.00	0.139	0.158
J	1.15	1.39	0.045	0.055
L	0.35	0.65	0.013	0.026
M	2.10	2.70	0.082	0.107
N	4.58	5.58	0.18	0.22
O	0.80	1.20	0.031	0.048
P	0.64	0.96	0.025	0.038

Cooling method : by conduction (method C)

Marking : Type number

Weight : 2.3 g

Polarity : N A

Stud torque : N A


AUTOMATIC VOLTAGE SWITCH (SMPS < 300W)

CONTROLLER

- 50/60Hz FULL COMPATIBILITY
- INTEGRATED VOLTAGE REGULATOR
- TRIGGERING PULSE TRAIN OF THE TRIAC
- PARASITIC FILTER
- LOW POWER CONSUMPTION

TRIAC

- HIGH EFFICIENCY AND SAFETY SWITCHING
- UNINSULATED PACKAGE : AVS10CB
- INSULATED PACKAGE 2500V_(RMS) : AVS10CBI
- $V_{DRM} = \pm 600V$
- $I_T(RMS) : 8A$




DESCRIPTION


The AVS10 kit is an automatic mains selector (110/220V AC) to be used in SMPS < 300 W. It is composed of 2 devices :

- The **Controller** is optimized for low consumption and high security triggering of the triac. When connected to V_{SS} , the **mode** input activates an additional **option**. If the main power drops from 220V to 110V, the triac control remains locked to the 220V mode and avoids any high voltage spike when the voltage is restored to 220V. When connected to V_{DD} , the **mode** input deactivates this **option**.
- The TRIAC is specially designed for this application. An optimization between sensitivity and dynamic parameters of the triac gate highly reduces the losses of supply resistor and allows excellent immunity against disturbances.

PIN CONNECTION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

CONTROLLER AVS1ACP08

Symbol	Parameter	Value		Unit
		Min.	Max.	
V _{SS}	Supply voltage	- 12	0.5	V
V _I / V _O	I / O voltage	V _{SS} - 0.5	0.5	V
I _I / I _O	I / O current	- 40	+ 40	mA
T _{stg}	Storage Temperature	- 60	+ 150	°C
T _{oper}	Operating Temperature code " C "	0	+ 70	°C

TRIAC AVS10CB / AVS10CBI T_j = +25°C (unless otherwise specified)

Symbol	Parameter		Value	Unit	
V _{DRM}	Repetitive peak off-state voltage (2)		± 600	V	
I _{T(RMS)}	RMS on-state current (360° conduction angle)	AVS10CB T _C = 80°C	8	A	
		AVS10CBI T _C = 70°C			
I _{TSM}	Non repetitive surge peak on-state current (T _j initial = 25°C)		t = 8.3ms 85 t = 10ms 80	A	
i _{2t}	i _{2t} value		t = 10ms 32	A ² s	
di/dt	Critical rate of rise of on-state current (1)		Repetitive F = 50Hz	A/μs	
			Non Repetitive		100
dv/dt *	Linear slope up to 0.67 V _{DRM}	Gate open	T _j = 110°C	50	V/μs
T _{stg} T _j	Storage Temperature Operating Junction Temperature		- 40 + 150 0 + 110	°C	

(1) Gate supply : I_G = 100mA - di/dt = 1A/μs
(2) T_j = 110°C

* For either polarity of electrode A2 voltage with reference to electrode A1

THERMAL RESISTANCES

TRIAC AVS10CB / AVS10CBI

Symbol	Parameter		Value	Unit
Rth (j-a)	Junction-to-ambient		60	°C/W
Rth (j-c) DC	Junction-to-case for DC	AVS10CB	3.5	°C/W
		AVS10CBI	4.4	
Rth (j-c) AC	Junction-to-case for 360° conduction angle (F = 50Hz)	AVS10CB	2.6	°C/W
		AVS10CBI	3.3	

DC GENERAL ELECTRICAL CHARACTERISTICS

TRIAC AVS10CB / AVS10CBI

Symbol	Parameter		Value		Unit
			Min.	Max.	
V _{GD}	V _D = V _{DRM}	R _L = 3.3kΩ Pulse duration > 20μs	T _j = 110°C	0.2	V
V _{TM} *	I _{TM} = 11A	t _p = 10ms	T _j = 25°C		1.75
I _{DRM} *	V _{DRM} rated	Gate open	T _j = 25°C		10
			T _j = 110°C		500

* For either polarity of electrode A2 voltage with reference to electrode A1.

Fig. 1 :Maximum RMS power dissipation versus RMS on-state current ($F = 60\text{Hz}$).
(Curves are cut off by $(di/dt)_c$ limitation)




Fig. 2 :Correlation between maximum mean power dissipation and maximum allowable temperatures (T_{amb} and T_{case}) for different thermal resistances heatsink \rightarrow contact (AVS10CB).




Fig. 3 :Correlation between maximum mean power dissipation and maximum allowable temperatures (T_{amb} and T_{case}) for different thermal resistances heatsink \rightarrow contact (AVS10CBI).




Fig. 4 :Non repetitive surge peak on-state current for a sinusoidal pulse with width: $t \le 10\text{ms}$, and corresponding value of i^2t .





Fig. 5 :On-state characteristics (maximum values).



DC GENERAL ELECTRICAL CHARACTERISTICS (continued)


CONTROLLER AVS1ACP08 $T_{oper} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Value			Unit
		Min	Typ	Max	
V_{SS} (pin 1) (Vreg)	Shunt regulator	- 10	- 9	- 8	V
I_{SS} (pin 1) (Vreg) (@ $V_{SS} = 9V$)	Supply current	0.4		30	mA
I_{SS} (pin 1) (@ triac gate non connected)	Quiescent current			0.7	mA
f (pin 3) (@ $R = 91k\Omega$) ($C = 100pF$)	Oscillator frequency	42	44	46	kHz
V_M (pin 8) V_{th} (3)	Peak voltage of detection high-threshold	4.08	4.25	4.42	V
V_M (pin 8) V_h (3)	Peak voltage of detection hysteresis	0.370	0.4	0.420	V
(1) V_M (pin 8) V_{th} (3)	Zero-crossing detection high-threshold	95	110	125	mV
V_M (pin 8) V_h (3)	Zero-crossing detection hysteresis	27	50	80	mV
(2) V_{razht} (4)	Power-on-reset activation threshold		$V_{reg} \times 0.89$		V
(2) V_{razlt} (4)	Power-down-reset activation threshold	3		6.5	V
Mode (pin 7)	V_{IL} (4) V_{IH} (4)	0.7 V_{reg}		0.3 V_{reg}	V
V_G (pin 5)	V_{OL} ($I_{VG} = 25mA$) Leakage current ($V_G = V_{DD}$)			650 + 10	mV μA


NOTES :

- (1) : This value gives a typical noise immunity on the zero-crossing detection of $110mV \times 1018/18 = 6.20V$ on the main supply
- (2) : See following diagram
- (3) : Voltage referred to V_{SS}
- (4) : Voltage referred to V_{DD}


POWER-ON AND POWER-OFF RESET BEHAVIOUR



TYPICAL APPLICATION




ORDERING INFORMATION



PACKAGE MECHANICAL DATA


8 PINS - PLASTIC DIP

CONTROLLER



TO220AB (Plastic) (in millimeters)

TRIAC



Cooling method : by conduction (method C)

Marking : Type number

Weight : 2.3 g

Polarity : N A

Stud torque : N A


AUTOMATIC VOLTAGE SWITCH (SMPS < 500W)

CONTROLLER

- 50/60Hz FULL COMPATIBILITY
- INTEGRATED VOLTAGE REGULATOR
- TRIGGERING PULSE TRAIN OF THE TRIAC
- PARASITIC FILTER
- LOW POWER CONSUMPTION

TRIAC

- HIGH EFFICIENCY AND SAFETY SWITCHING
- UNINSULATED PACKAGE : AVS12CB
- $V_{DRM} = \pm 600V$
- $I_{T(RMS)} : 12A$




DESCRIPTION


The AVS12 kit is an automatic mains selector (110/220V AC) to be used in SMPS < 500 W. It is composed of 2 devices :

- The **Controller** is optimized for low consumption and high security triggering of the triac. When connected to V_{SS} , the **mode** input activates an additional **option**. If the main power drops from 220V to 110V, the triac control remains locked to the 220V mode and avoids any high voltage spike when the voltage comes back to 220V. When connected to V_{DD} , the **mode** input deactivates this **option**.
- The TRIAC is specially designed for this application. An optimization between sensitivity and dynamic parameters of the triac gate highly reduces the losses of supply resistor and allows excellent immunity against disturbances.

PIN CONNECTION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

CONTROLLER AVS1ACP08

Symbol	Parameter	Value		Unit
		Min.	Max.	
V _{SS}	Supply voltage	- 12	0.5	V
V _I / V _O	I / O voltage	V _{SS} - 0.5	0.5	V
I _I / I _O	I / O current	- 40	+ 40	mA
T _{stg}	Storage Temperature	- 60	+ 150	°C
T _{oper}	Operating Temperature code " C "	0	+ 70	°C

TRIAC AVS12CB T_j = 25°C (unless otherwise specified)

Symbol	Parameter	Value	Unit
V _{DRM}	Repetitive peak off-state voltage (2)	± 600	V
I _{T(RMS)}	RMS on-state current (360° conduction angle)	T _C = 70°C 12	A
I _{TSM}	Non repetitive surge peak on-state current (T _j initial = 25°C)	t = 8.3ms t = 10ms 105 100	A
I _{2t}	I _{2t} value	t = 10ms 50	A ² s
di/dt	Critical rate of rise of on-state current (1)	Repetitive F = 50Hz 20	A/μs
		Non Repetitive 100	
dv/dt *	Linear slope up to 0.67 V _{DRM} Gate open	T _j = 110°C 50	V/μs
T _{stg} T _j	Storage Temperature Operating Junction Temperature	- 40 + 150 0 + 110	°C

(1) Gate supply : I_G = 100mA - di/dt = 1A/μs
 (2) T_j = 110°C

* For either polarity of electrode A2 voltage with reference to electrode A1

THERMAL RESISTANCES

TRIAC AVS12CB

Symbol	Parameter	Value	Unit
Rth (j-a)	Junction-to-ambient	60	°C/W
Rth (j-c) DC	Junction-to-case for DC	3	°C/W
Rth (j-c) AC	Junction-to-case for 360° conduction angle (f= 50Hz)	2.3	°C/W

DC GENERAL ELECTRICAL CHARACTERISTICS

TRIAC AVS12CB

Symbol	Parameter	Value		Unit
		Min.	Max.	
V _{GD}	V _D = V _{DRM} R _L = 3.3kΩ Pulse duration > 20μs	T _j = 110°C	0.2	V
V _{TM} *	I _{TM} = 17A t _p = 10ms	T _j = 25°C	1.75	V
I _{DRM} *	V _{DRM} rated Gate open	T _j = 25°C	10	μA
		T _j = 110°C	500	

* For either polarity of electrode A2 voltage with reference to electrode A1.

Fig. 1 :Maximum RMS power dissipation versus RMS on-state current
(F = 60Hz).
(Curves are cut off by (di/dt)c limitation)




Fig. 2 :Correlation between maximum mean power dissipation and maximum allowable temperatures (Tamb and Tcase) for different thermal resistances heatsink + contact.




Fig. 3 :Non repetitive surge peak on state current for a sinusoidal pulse with width : $t \leq 10\text{ms}$, and corresponding value of I^2t .





Fig. 4 :On-state characteristics (maximum values).



DC GENERAL ELECTRICAL CHARACTERISTICS (continued)


CONTROLLER AVS1ACP08 $T_{oper} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Value			Unit
		Min	Typ	Max	
V _{SS} (pin 1) (V _{reg})	Shunt regulator	- 10	- 9	- 8	V
I _{SS} (pin 1) (V _{reg}) (@ V _{SS} = 9V)	Supply current	0.4		30	mA
I _{SS} (pin 1) (@ triac gate non connected)	Quiescent current			0.7	mA
f (pin 3) (@ R = 91kΩ) (C = 100pF)	Oscillator frequency	42	44	46	kHz
V _M (pin 8) V _{th} (3)	Peak voltage of detection high-threshold	4.08	4.25	4.42	V
V _M (pin 8) V _h (3)	Peak voltage of detection hysteresis	0.370	0.4	0.420	V
(1) V _M (pin 8) V _{th} (3)	Zero-crossing detection high-threshold	95	110	125	mV
V _M (pin 8) V _h (3)	Zero-crossing detection hysteresis	27	50	80	mV
(2) V _{razht} (4)	Power-on-reset activation threshold		V _{reg} x 0.89		V
(2) V _{razlt} (4)	Power-down-reset activation threshold	3		6.5	V
Mode (pin 7)	V _{IL} (4) V _{IH} (4)	0.7 V _{reg}		0.3 V _{reg}	V
V _G (pin 5)	V _{OL} (I _{VG} = 25mA) Leakage current (V _G = V _{DD})			650 + 10	mV μA


NOTES :

- (1) : This value gives a typical noise immunity on the zero-crossing detection of 110mV x 1018/18 = 6.20V on the main supply
- (2) : See following diagram
- (3) : Voltage referred to V_{SS}
- (4) : Voltage referred to V_{DD}


POWER-ON AND POWER-OFF RESET BEHAVIOUR



TYPICAL APPLICATION




ORDERING INFORMATION



PACKAGE MECHANICAL DATA


8 PINS - PLASTIC DIP

CONTROLLER



TO220AB (Plastic) (in millimeters)

TRIAC



REF.	DIMENSIONS			
	Millimeters		Inches	
	Min.	Max.	Min.	Max.
A	10.20	10.40	0.401	0.401
B	14.23	15.87	0.560	0.625
C	12.70	14.70	0.500	0.579
D	5.85	6.85	0.230	0.270
F		4.50		0.178
G	2.54	3.00	0.100	0.119
H	4.48	4.82	0.176	0.190
I	3.55	4.00	0.139	0.158
J	1.15	1.39	0.045	0.055
L	0.35	0.65	0.013	0.026
M	2.10	2.70	0.082	0.107
N	4.58	5.58	0.18	0.22
O	0.80	1.20	0.031	0.048
P	0.64	0.96	0.025	0.038

Cooling method : by conduction (method C)
 Marking : Type number
 Weight : 2.3 g
 Polarity : N A
 Stud torque : N A

AUTOMATIC VOLTAGE SWITCH (SMPS < 300W)

CONTROLLER

- 50/60Hz FULL COMPATIBILITY
- INTEGRATED VOLTAGE REGULATOR
- TRIAC TRIGGERING BY PULSE TRAIN
- HIGH IMMUNITY TO AC DISTURBANCES (SPIKES, MISSING CYCLE)
- HIGH RELIABILITY ON LINE VOLTAGE, DETECTION (PARASITIC FILTER ON SIGNAL INPUT)
- FAST DIGITAL START-UP TIME (< 2 LINE CYCLES)
- LOW POWER CONSUMPTION

TRIAC

- HIGH EFFICIENCY AND SAFETY SWITCHING
- UNINSULATED PACKAGE : AVS10CB/AVS100CB
- INSULATED PACKAGE (2500V_{RMS}) : AVS10CBI
- V_{DRM} = ±600V (AVS10CB), ±800V (AVS100CB)
- I_{T(RMS)} : 8A

DESCRIPTION

The AVS20 (AVS200) kit is an automatic mains selector (120/230V AC) to be used in SMPS with input power < 300 W. It is composed of 2 devices :

- The **Controller** is optimized for low consumption and high security triggering of the triac. When connected to V_{SS}, the **mode** input activates an additional **option** "the **latched** option". If the main power drops from 230V to 120V, the triac control remains locked to the 230V mode and avoids any high voltage spike when the voltage is restored to 230V.


When connected to V_{DD}, the **mode** input deactivates this **option** "this is the **follower** option".

- The TRIAC is specially designed for this application. An optimization between sensitivity and dynamic parameters of the triac gate highly reduces the losses of supply resistor and allows excellent immunity against line disturbances.



P
DIP8
(Plastic Package)


ORDER CODE : AVS2ACP08



B
TO220AB
(Plastic Package)


ORDER CODES : AVS10CB-AVS10CBI-AVS100CB

PIN CONNECTIONS



AVS20-01.EPS

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS
CONTROLLER AVS2ACP08

Symbol	Parameter	Min.	Max.	Unit
V _{SS}	Supply voltage	- 12	0.5	V
V _I / V _O	I / O voltage	V _{SS} - 0.5	0.5	V
I _I / I _O	I / O current	- 40	+ 40	mA
T _{stg}	Storage Temperature	- 60	+ 150	°C
T _{oper}	Operating Temperature code " C "	0	+ 70	°C

AVS20-01 TRI

TRIAC AVS10CB / AVS10CBI / AVS100CB T_j = +25°C (unless otherwise specified)

Symbol	Parameter	Value	Unit
V _{DRM}	Repetitive peak off-state voltage (2) AVS10 AVS100	±600	V
		±800	V
I _{T(RMS)}	RMS on-state current (360° conduction angle) T _C = 80°C, AVS10CB/AVS100CB T _C = 70°C, AVS10CBI	8	A
		8	A
I _{TSM}	Non repetitive surge peak on-state current (T _j initial = 25°C) t = 8.3ms t = 10ms	85	A
		80	A
		32	A ² s
i ² t	i ² t value (t = 10ms)	32	A ² s
di/dt	Critical rate of rise of on-state current (1) Repetitive f = 50Hz Non Repetitive	20 100	A/μs A/μs
dv/dt (3)	Linear slope up to 400V (Gate open) (T _j = 70°C) AVS10 AVS100	75	V/μs
		150	V/μs
		-40, +150	°C
T _{stg}	Storage Temperature	-40, +150	°C
T _j	Operating Junction Temperature	0, +110	°C

AVS20-03 TRI

(1) Gate supply : I_G = 100mA - di/dt = 1A/μs
 (2) T_j = 110°C
 (3) For either polarity of electrode A₂ voltage with reference to electrode A₁

THERMAL RESISTANCES

TRIAC AVS10CB / AVS10CBI / AVS100CB

Symbol	Parameter	Value	Unit
$R_{th(j-a)}$	Junction-to-ambient	60	°C/W
$R_{th(j-c)}$ DC	Junction-to-case for DC		
	AVS10CB / AVS100CB	3.5	°C/W
	AVS10CBI	4.4	°C/W
$R_{th(j-c)}$ AC	Junction-to-case for 360° conduction angle (f = 50Hz)		
	AVS10CB / AVS100CB	2.6	°C/W
	AVS10CBI	3.3	°C/W

AVS20-03.TBL

DC GENERAL ELECTRICAL CHARACTERISTICS

TRIAC AVS10CB / AVS10CBI / AVS100CB

Symbol	Parameter	Min.	Max.	Unit
V_{GD}	$V_D = V_{DRM}$ $R_L = 3.3k\Omega$ Pulse duration > 20 μ s ($T_J = 110^\circ$ C)	0.2		V
V_{TM} (1)	$I_{TM} = 11A$ ($t_p = 10ms$, $T_J = 25^\circ$ C)		1.75	V
I_{DRM} (1)	V_{DRM} rated Gate open			
	$T_J = 25^\circ$ C AVS10/AVS100		10	μ A
	$T_J = 110^\circ$ C AVS10		500	μ A
	$T_J = 700^\circ$ C AVS100		500	μ A

AVS20-04.TBL

CONTROLLER AVS2ACP08 $T_{oper} = 25^\circ$ C (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
MAIN CHARACTERISTICS					
V_{SS} (pin 1) (Vreg)	Shunt Regulator Voltage	- 10	- 9	- 8	V
I_{SS} (pin 1) (Vreg) (@ $V_{SS} = -9V$)	Supply Current	0.4		30	mA
I_{SS} (pin 1) (@ triac gate non connected)	Quiescent Current		0.6	0.7	mA
F (pin 3) (@ $R = 91k\Omega$) (C = 100pF)	Oscillator Frequency	42	44	46	kHz
V_{PWRON} (2)	Power-on-reset Threshold		0.89 Vreg		
V_{PWROFF} (2)	Power-off-reset Threshold		4.6		V
Mode (pin 7)	V_{IL} (2) V_{IH} (2)	0.7 Vreg		0.3 Vreg	
V_G (pin 5)	V_{OL} ($I_{VG} = 25mA$) Leakage Current ($V_G = V_{DD}$)			650 + 10	mV μ A

PEAK LINE VOLTAGE DETECTOR

V_{SWON} (pin 8)	Low Threshold of Trip Point (switching-on of triac triggering) (3)	3.89	4.05	4.22	V
V_{SWOFF} (pin 8)	High Threshold of Trip Point (switching-off of triac triggering) (3)	4.08	4.25	4.42	V
t_{ON} (pin 5)	Triac Turn-on Delay Time ($V_{AC} = 120V$)	1		2	Line cycles

ZERO VOLTAGE CROSSING DETECTOR

V_{0CRPH} (pin8)	High Threshold on Positive AC Side (3)		250		mV
V_{0CRPL} (pin8)	Low Threshold on Positive AC Side (3) (4)		200		mV
V_{0CRNH} (pin8)	High Threshold on Negative AC Side (3)		100		mV
V_{0CRNL} (pin8)	Low Threshold on Negative AC Side (3) (4)		60		mV

AVS20-05.TBL

NOTES :

- (1) : For either polarity of electrode A_2 voltage with reference to electrode A_1 .
- (2) : Voltage referred to V_{DD} .
- (3) : Voltage referred to V_{SS} .

(4) : These values give a typical noise immunity on the zero-crossing detection of $100mV \times \frac{1018}{18} = 5.65V$ on the mains supply.

Figure 1 : Maximum RMS power dissipation versus RMS on-state current ($f=60\text{Hz}$)
(Curves are cut-off $(di/dt)_c$ limitation)




Figure 2a : Correlation between maximum mean power dissipation and maximum allowable temperatures (T_A and T_C) for different thermal resistances heat-sink + contact (AVS10CB/AVS100CB)




Figure 2b : Correlation between maximum mean power dissipation and maximum allowable temperatures (T_A and T_C) for different thermal resistances heat-sink + contact (AVS10CBI)




Figure 3 : Non-repetitive surge peak on-state current for a sinusoidal pulse with width : $t \leq 10\text{ms}$, and corresponding value of I^2t .







Figure 4 : On-state characteristics (maximum values).




POWER-ON AND POWER-OFF RESET BEHAVIOUR



TYPICAL APPLICATION DIAGRAM




ORDERING INFORMATION



PACKAGE MECHANICAL DATA

CONTROLLER

8 PINS - PLASTIC DIP




Dimensions	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A		3.32			0.131	
a1	0.51			0.020		
B	1.15		1.65	0.045		0.065
b	0.356		0.55	0.014		0.022
b1	0.204		0.304	0.008		0.012
D			10.92			0.430
E	7.95		9.75	0.313		0.384
e		2.54			0.100	
e3		7.62			0.300	
e4		7.62			0.300	
F			6.6			0.260
i			5.08			0.200
L	3.18		3.81	0.125		0.150
Z			1.52			0.060

DIP8.TBL

PACKAGE MECHANICAL DATA

TRIAC

3 PINS - PLASTIC TO220AB



PM-TOTRI.IMG


Cooling method : by conduction (method C)

Weight : 2 g

CMOS POSITIVE VOLTAGE REGULATORS
VERY LOW DROP - VERY LOW QUIESCENT

For complete specification refer to "Linear & Switching Voltage Regulators Appi. Manual". (Order Code AMLISVOREST/1)

- LOW CURRENT CONSUMPTION (TYP. 19 μ A)
- WIDE OPERATING VOLTAGE RANGE
- VERY LOW DROP OUT VOLTAGE
($V_i - V_o < 0.2$ V, $I_o = 40$ mA)
- CMOS TECHNOLOGY




DESCRIPTION

The C78L00 series is a CMOS Positive Voltage Regulators. These regulators contains internal precision voltage reference, error amplifier, control transistor and output voltage setting resistor.

The regulation voltage is fixed by internal circuits and the following lines of different output voltages are available.

This series is suitable for battery operated items and battery back-up systems because of low current consumption and low drop out voltage

SCHEMATIC DIAGRAM




3A POWER OPERATIONAL AMPLIFIER

- OUTPUT CURRENT UP TO 3A
- LARGE COMMON-MODE AND DIFFERENTIAL MODE RANGES
- SOA PROTECTION
- THERMAL PROTECTION
- $\pm 18V$ SUPPLY

The L165 is a monolithic integrated circuit in Pentawatt[™] package, intended for use as power operational amplifier in a wide range of applications, including servo amplifiers and power supplies. The high gain and high output power capability provide



superior performance wherever an operational amplifier/power booster combination is required.


Pentawatt[™]
ORDER CODE : L165V


ABSOLUTE MAXIMUM RATINGS

V_S	Supply voltage	± 18	V
$V_5 - V_4$	Upper power transistor V_{CE}	36	V
$V_4 - V_3$	Lower power transistor V_{CE}	36	V
V_i	Input voltage	V_S	
V_d	Differential input voltage	± 15	V
I_o	Peak output current (internally limited)	3.5	A
P_{tot}	Power dissipation at $T_{case} = 90\text{ C}$	20	W
T_{stg}, T_j	Storage and junction temperature	-40 to 150	C


APPLICATION CIRCUITS

Figure 1 : Gain > 10.

Figure 2 : Unity gain configuration.


CONNECTION DIAGRAM
(top view)



SCHEMATIC DIAGRAM



THERMAL DATA

$R_{th(j-case)}$	Thermal resistance junction-case	max	3	C/W
------------------	----------------------------------	-----	---	-----

ELECTRICAL CHARACTERISTICS ($V_S = \pm 15$ V, $T_J = 25$ °C unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_S	Supply Voltage		± 6		± 18	V
I_d	Quiescent Drain Current			40	60	mA
I_b	Input Bias Current	$V_S = \pm 18$ V		0.2	1	μ A
V_{os}	Input Offset Voltage			± 2	± 10	mV
I_{os}	Input Offset Current			± 20	± 200	nA
SR	Slew-rate	$G_V = 10$		8		V/ μ s
		$G_V = 1$ ()		6		
V_o	Output Voltage Swing	$f = 1$ kHz $I_p = 0.3$ A $I_p = 3$ A		27 24		V_{PP}
		$f = 10$ kHz $I_p = 0.3$ A $I_p = 3$ A		27 23		V_{PP}
R	Input Resistance (pin 1)		100	500		K Ω
G_V	Voltage Gain (open loop)	$f = 1$ KHz		80		dB
e_N	Input Noise Voltage			2		μ V
I_N	Input Noise Current	B = 10 to 10 000 Hz		100		pA
CMR	Common-mode Rejection	$R_g \leq 10$ K Ω $G_V = 30$ dB		70		dB
SVR	Supply Voltage Rejection	$R_g = 22$ K Ω $G_V = 10$ $V_{ripple} = 0.5 V_{rms}$		60	dB	dB
		$f_{ripple} = 100$ Hz $dBG_V = 100$		40		dB
	Efficiency	$f = 1$ kHz, $I_p = 1.6$ A ; $P_o = 5$ W $R_L = 4$ Ω , $I_p = 3$ A ; $P_o = 18$ W		70		%
T_{sd}	Thermal Shut-down Case Temperature	$P_{tot} = 12$ W		110		°C
		$P_{tot} = 6$ W		130		

Figure 3 : Open loop frequency response.




Figure 4 : Closed loop frequency response (circuit of figure 2).




Figure 5 : Large signal frequency response.




Figure 6 : Maximum output current vs. voltage [VCE] across each output transistor.




Figure 7 : Safe operating area and collector characteristics of the protected power transistor.




Figure 8 : Maximum allowable power dissipation vs. ambient temperature.






Figure 9 : Bidirectional DC motor control with TTL/CMOS/ μ P compatible inputs.



Must be $V_{S2} > V_{S1}$ E1, E2 = logic inputs
 V_{S1} = logic supply voltage

Figure 10 : Motor current control circuit with external power transistors ($I_{motor} > 3.5A$).



D1 to D4 : $V_f \leq 1.2$ @ $I = 4A$
 $tr_r \leq 500$ ns

Note : The input voltage level is compatible with L291 (5-BIT D/A converter).

The transfer function is : $\frac{I_M}{V_i} = \frac{R_4}{R_x R_3}$

Figure 11 : High current tracking regulator.




Figure 12 : Bidirectional speed control of DC motor (Compensation networks not shown).




Figure 13 : Split power supply.





Figure 14 : Power squarewave oscillator with independent adjustments for frequency and duty-cycle.




ADJUSTABLE VOLTAGE AND CURRENT REGULATOR

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual". (Order Code AMLISVOREST/1)

- ADJUSTABLE OUTPUT CURRENT UP TO 2 A (GUARANTEED UP TO $T_j = 150^\circ\text{C}$)
- ADJUSTABLE OUTPUT VOLTAGE DOWN TO 2.85 V
- INPUT OVERVOLTAGE PROTECTION (UP TO 60 V, 10 ms)
- SHORT CIRCUIT PROTECTION
- OUTPUT TRANSISTOR S.O.A. PROTECTION
- THERMAL OVERLOAD PROTECTION
- LOW BIAS CURRENT ON REGULATION PIN
- LOW STANDBY CURRENT DRAIN

metal case. Current limiting, power limiting, thermal shutdown and input overvoltage protection (up to 60 V) make the L200 virtually blow-out proof. The L200 can be used to replace fixed voltage regulators when high output voltage precision is required and eliminates the need to stock a range of fixed voltage regulators.



Pentawatt™



TO-3 (4 lead)

DESCRIPTION

The L200 is a monolithic integrated circuit for voltage and current programmable regulation. It is available in Pentawatt® package or 4-lead TO-3

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_i	DC Input Voltage	40	V
V_i	Peak Input Voltage (10 ms)	60	V
ΔV_{i-o}	Dropout Voltage	32	V
I_o	Output Current	internally limited	
P_{tot}	Power Dissipation	internally limited	
T_{stg}	Storage Temperature	-55 to 150	°C
T_{op}	Operating Junction Temperature for L200C for L200	-25 to 150	°C
		-55 to 150	°C

THERMAL DATA


			TO-3	Pentawatt™
$R_{th-j-case}$	Thermal Resistance Junction-case	Max	4 °C/W	3 °C/W
$R_{th-j-amb}$	Thermal Resistance Junction-ambient	Max	35 °C/W	50 °C/W

DUAL POWER OPERATIONAL AMPLIFIER

PRELIMINARY DATA

- OUTPUT CURRENT TO 1A
- OPERATES AT LOW VOLTAGES
- SINGLE OR SPLIT SUPPLY
- LARGE COMMON-MODE AND DIFFERENTIAL MODE RANGE
- GROUND COMPATIBLE INPUTS
- LOW SATURATION VOLTAGE
- THERMAL SHUTDOWN

cations including servo amplifiers and power supplies, compact disc, VCR, etc. The high gain and high output power capability provide superior performance wheatever an operational amplifier/power booster combination is required.





The L272D is a monolithic integrated circuit in SO-16 packages intended for use as power operational amplifier in a wide range of appli-


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_s	Supply voltage	28	V
V_i	Input voltage	V_s	
V_i	Differential input voltage	$\pm V_s$	
I_o	DC Output current	1	A
I_p	Peak output current (non repetitive)	1.5	A
P_{tot}	Power dissipation at $T_{case} = 90^\circ\text{C}$	1.2	W
T_{op}	Operating Temperature Range	-40 to +85	$^\circ\text{C}$
T_{stg}, T_j	Storage and junction temperature	-40 to 150	$^\circ\text{C}$

CONNECTION DIAGRAMS



SCHEMATIC DIAGRAM (one only)



THERMAL DATA

$R_{thj-alumina(*)}$	Thermal resistance junction-alumina	max 50	$^{\circ}C/W$
----------------------	-------------------------------------	--------	---------------

(*) Thermal resistance junctions-pins with the chip soldered on the middle of an alumina supporting substrate measuring 15 x 20 mm; 0.65 mm thickness and infinite heatsink.

ELECTRICAL CHARACTERISTICS ($V_s = 24V$, $T_{amb} = 25^\circ C$ unless otherwise specified)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_s Supply voltage		4		28	V
I_s Quiescent drain current	$V_o = \frac{V_s}{2}$	$V_s = 24V$	8	12	mA
		$V_s = 12V$	7.5	11	mA
I_b Input bias current			0.3	2.5	μA
V_{os} Input offset voltage			15	60	mV
I_{os} Input offset current			50	250	nA
SR Slew rate			1		V/ μs
B Gain-bandwidth product			350		KHz
R_i Input resistance		500			K Ω
G_v O.L. voltage gain	$f = 100Hz$	60	70		dB
	$f = 1KHz$		50		dB
e_N Input noise voltage	$B = 20KHz$		10		μV
I_N Input noise current	$B = 20KHz$		200		pA
CRR Common Mode rejection	$f = 1KHz$	60	75		dB
SVR Supply voltage rejection	$f = 100Hz$ $R_G = 10K\Omega$ $V_R = 0.5V$	$V_s = 24V$	70		dB
		$V_s = \pm 12V$	62		dB
		$V_s = \pm 6V$	56		dB
V_o Output voltage swing	$I_p = 0.1A$ $I_p = 0.5A$		23		V
			22.5		V
C_s Channel separation	$f = 1KHz$; $R_L = 10\Omega$; $G_v = 30dB$ $V_s = 24V$ $V_s = \pm 6V$		60 60		dB dB
d Distortion	$f = 1KHz$ $V_s = 24V$	$G_v = 30dB$ $R_L = \infty$	0.5		%
T_{sd} Thermal shutdown junction temperature			145		$^\circ C$

Fig. 1 - Quiescent current vs. supply voltage




Fig. 2 -- Quiescent drain current vs. temperature




Fig. 3 - Open loop voltage gain




Fig. 4 - Output voltage swing vs. load current




Fig. 5 -- Output voltage swing vs. load current




Fig. 6 - Supply voltage rejection vs. frequency




Fig. 7 - Channel separation vs. frequency





Fig. 8 - Common mode rejection vs. frequency




DUAL POWER OPERATIONAL AMPLIFIERS

- OUTPUT CURRENT TO 1A
- OPERATES AT LOW VOLTAGES
- SINGLE OR SPLIT SUPPLY
- LARGE COMMON-MODE AND DIFFERENTIAL MODE RANGE
- GROUND COMPATIBLE INPUTS
- LOW SATURATION VOLTAGE
- THERMAL SHUTDOWN

The L272 and L272M are monolithic integrated circuits in powerdip and minidip packages intended for use as power operational amplifiers in a wide range of applications including servo amplifiers and power supplies, compact disc, VCR, etc.



The high gain and high output power capability provide superior performance whatever an operational amplifier/power booster combination is required.



ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V_s	Supply voltage	28	V
V_i	Input voltage	V_s	
V_i	Differential input voltage	$\pm V_s$	
I_o	DC Output current	1	A
I_p	Peak output current (non repetitive)	1.5	A
P_{tot}	Power dissipation at $T_{amb} = 80^\circ\text{C}$ (L272), $T_{amb} = 50^\circ\text{C}$ (L272M) $T_{case} = 75^\circ\text{C}$ (L272)	1.2 5	W W
T_{op}	Operating Temperature	-40 to 85	$^\circ\text{C}$
T_{stg}, T_j	Storage and junction temperature	40 to 150	$^\circ\text{C}$

BLOCK DIAGRAM




CONNECTION DIAGRAM

(Top view)




L272



L272M

SCHEMATIC DIAGRAM (one only)



THERMAL DATA

			Powerdip	Minidip
$R_{th\ j-case}$	Thermal resistance junction-pins	max	15° C/W	* 70° C/W
$R_{th\ j-amb}$	Thermal resistance junction-ambient	max	70° C/W	100° C/W

* Thermal resistance junction-pin 4

ELECTRICAL CHARACTERISTICS ($V_s = 24V$, $T_{amb} = 25^\circ C$ unless otherwise specified)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_s Supply voltage		4		28	V
I_s Quiescent drain current	$V_o = \frac{V_s}{2}$	$V_s = 24V$	8	12	mA
		$V_s = 12V$	7.5	11	mA
I_b Input bias current			0.3	2.5	μA
V_{os} Input offset voltage			15	60	mV
I_{os} Input offset current			50	250	nA
SR Slew rate			1		V/ μs
B Gain-bandwidth product			350		KHz
R_i Input resistance		500			K Ω
G_v O.L. voltage gain	$f = 100Hz$	60	70		dB
	$f = 1KHz$		50		dB
e_N Input noise voltage	$B = 20KHz$		10		μV
I_N Input noise current	$B = 20KHz$		200		μA
CRR Common Mode rejection	$f = 1KHz$	60	75		dB
SVR Supply voltage rejection	$f = 100Hz$ $R_G = 10K\Omega$ $V_R = 0.5V$	$V_s = 24V$	70		dB
		$V_s = \pm 12V$	62		dB
		$V_s = \pm 6V$	56		dB
V_o Output voltage swing	$I_p = 0.1A$ $I_p = 0.5A$		23		V
			22.5		V
C_s Channel separation	$f = 1KHz$; $R_L = 10\Omega$; $G_v = 30dB$ $V_s = 24V$ $V_s = \pm 6V$		60		dB
			60		dB
d Distortion	$f = 1KHz$ $V_s = 24V$	$G_v = 30dB$ $R_L = \infty$	0.5		%
T_{sd} Thermal shutdown junction temperature			145		$^\circ C$

Fig. 1 - Quiescent current vs. supply voltage




Fig. 2 -- Quiescent drain current vs. temperature




Fig. 3 - Open loop voltage gain




Fig. 4 - Output voltage swing vs. load current




Fig. 5 -- Output voltage swing vs. load current




Fig. 6 - Supply voltage rejection vs. frequency




Fig. 7 - Channel separation vs. frequency





Fig. 8 -- Common mode rejection vs. frequency



APPLICATION SUGGESTION

NOTE

In order to avoid possible instability occurring into final stage the usual suggestions for the linear power stages are useful, as for instance:

- layout accuracy;

- A 100nF capacitor connected between supply pins and ground;
- bocherot cell (0.1 to 0.2 μ F + 1 Ω series) between outputs and ground or across the load.

Fig. 9 - Bidirectional DC motor control with μ P compatible inputs




Fig. 10 - Servocontrol for compact-disc




Fig. 11 - Capstan motor control in video recorders






Fig. 12 - Motor current control circuit



Note: The input voltage level is compatible with L291 (5-BIT D/A converter)

Fig. 13 - Bidirectional speed control of DC motors.

For circuit stability ensure that $R_X > \frac{2R3 \cdot R1}{R_M}$ where R_M = internal resistance of motor. The voltage available at the terminals of the motor is $V_M = 2 \left(V_i - \frac{V_s}{2} \right) + |R_o| \cdot I_M$ where $|R_o| = \frac{2R3 \cdot R1}{R_X}$ and I_M is the motor current.



HIGH CURRENT SWITCHING REGULATORS

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual". (Order Code AMLISVOREST/1)

- 4 A OUTPUT CURRENT
- 5.1 V TO 40 V OUTPUT VOLTAGE RANGE
- 0 TO 100 % DUTY CYCLE RANGE
- PRECISE ($\pm 2\%$) ON-CHIP REFERENCE
- SWITCHING FREQUENCY UP TO 200 KHZ
- VERY HIGH EFFICIENCY (UP TO 90 %)
- VERY FEW EXTERNAL COMPONENTS
- SOFT START
- RESET OUTPUT
- EXTERNAL PROGRAMMABLE LIMITING CURRENT (L296P)
- CONTROL CIRCUIT FOR CROWBAR SCR
- INPUT FOR REMOTE INHIBIT AND SYNCHRONOUS PWM
- THERMAL SHUTDOWN

The L296 and L296P are mounted in a 15-lead Multiwatt® plastic power package and requires very few external components.


Efficient operation at switching frequencies up to 200 KHz allows a reduction in the size and cost of external filter components. A voltage sense input and SCR drive output are provided for optional crowbar overvoltage protection with an external SCR.

DESCRIPTION


The L296 and L296P are stepdown power switching regulators delivering 4 A at a voltage variable from 5.1 V to 40 V.

Features of the devices include soft start, remote inhibit, thermal protection, a reset output for microprocessors and a PWM comparator input for synchronization in multichip configurations.

The L296P includes external programmable limiting current.



PIN CONNECTION (top view)




STEPPER MOTOR CONTROLLERS

- NORMAL/WAVE DRIVE
- HALF/FULL STEP MODES
- CLOCKWISE/ANTICLOCKWISE DIRECTION
- SWITCHMODE LOAD CURRENT REGULATION
- PROGRAMMABLE LOAD CURRENT
- FEW EXTERNAL COMPONENTS
- RESET INPUT & HOME OUTPUT
- ENABLE INPUT
- STEP-PULSE DOUBLER (L297A only)

The L297 Stepper Motor Controller IC generates four phase drive signals for two phase bipolar and four phase unipolar step motors in microcomputer-controlled applications. The motor can be driven in half step, normal and wave drive modes and on-chip PWM chopper circuits permit switch-mode control of the current in the windings. A feature of this device is that it requires only clock, direction

and mode input signals. Since the phase are generated internally the burden on the microprocessor, and the programmer, is greatly reduced. Mounted in a 20-pin plastic package, the L297 can be used with monolithic bridge drives such as the L298N or L293E, or with discrete transistors and darlington. The L297A also includes a clock pulse doubler.




DIP-20 Plastic
(0.25)

ORDER CODES : L297 – L297A


ABSOLUTE MAXIMUM RATINGS

V_s	Supply voltage	10	V
V_i	Input signals	7	V
P_{tot}	Total power dissipation ($T_{amb} = 70\text{ C}$)	1	W
T_{stg}, T_j	Storage and junction temperature	- 40 to + 150	C


TWO PHASE BIPOLAR STEPPER MOTOR CONTROL CIRCUIT




PIN CONNECTION (L297)



BLOCK DIAGRAM (L297)




PIN CONNECTION (L297A)



S-5840

BLOCK DIAGRAM (L297A)



S-5844

THERMAL DATA

$R_{th j-amb}$	Thermal resistance junction-ambient	max	80	C/W
----------------	-------------------------------------	-----	----	-----

PIN FUNCTIONS – L297

N°	NAME	FUNCTION
1	SYNC	Output of the on-chip chopper oscillator. The SYNC connections of all L297s to be synchronized are connected together and the oscillator components are omitted on all but one. If an external clock source is used it is injected at this terminal.
2	GND	Ground connection
3	HOME	Open collector output that indicates when the L297 is in its initial state (ABCD = 0101). The transistor is open when this signal is active.
4	A	Motor phase A drive signal for power stage.
5	INH1	Active low inhibit control for driver stages of A and B phases. When a bipolar bridge is used this signal can be used to ensure fast decay of load current when a winding is de-energized. Also used by chopper to regulate load current if CONTROL input is low.
6	B	Motor phase B drive signal for power stage.
7	C	Motor phase C drive signal for power stage.
8	INH2	Active low inhibit control for drive stages of C and D phases. Same functions as INH1.
9	D	Motor phase D drive signal for power stage.
10	ENABLE	Chip enable input. When low (inactive) INH1, INH2, A, B, C and D are brought low.
11	CONTROL	Control input that defines action of chopper. When low chopper acts on INH1 and INH2 ; when high chopper acts on phase lines ABCD.
12	V _s	5V supply input.
13	SENS ₂	Input for load current sense voltage from power stages of phases C and D.
14	SENS ₁	Input for load current sense voltage from power stages of phases A and B.
15	V _{ref}	Reference voltage for chopper circuit. A voltage applied to this pin determines the peak load current.
16	OSC	An RC network (R to V _{CC} , C to ground) connected to this terminal determines the chopper rate. This terminal is connected to ground on all but one device in synchronized multi - L297 configurations. $f \approx 1/0.69 RC$, $R > 10k\Omega$.
17	CW/CCW	Clockwise/counterclockwise direction control input. Physical direction of motor rotation also depends on connection of windings. Synchronized internally therefore direction can be changed at any time.
18	CLOCK	Step clock. An active low pulse on this input advances the motor one increment. The step occurs on the rising edge of this signal.

PIN FUNCTIONS – L297 (continued)

N	NAME	FUNCTION
19	HALF/FULL	Half/full step select input. When high selects half step operation, when low selects full step operation. One-phase-on full step mode is obtained by selecting FULL when the L297's translator is at an even-numbered state. Two-phase-on full step mode is set by selecting FULL when the translator is at an odd numbered position. (The home position is designate state 1).
20	RESET	Reset input. An active low pulse on this input restores the translator to the home position (state 1, ABCD = 0101).

PIN FUNCTIONS – L297A

Pin function of the L297A are identical to those of the L297 except for pins 1 and 11.

N	NAME	FUNCTIONS
1	DOUBLER	An RC network connected to this pin determines the delay between an input clock pulse and the corresponding ghost pulse.
11	DIR-MEM	Direction Memory. Inverted output of the direction flip flop. Open collector output.

CIRCUIT OPERATION

The L297(A) is intended for use with a dual bridge driver, quad darlington array or discrete power devices in step motor driving applications. It receives step clock, direction and mode signals from the systems controller (usually a microcomputer chip) and generates control signals for the power stage.

The principal functions are a translator, which generates the motor phase sequences, and a dual PW/M chopper circuit which regulates the current in the motor windings. The translator generates three different sequences, selected by the HALF/FULL input. These are normal (two phases energised), wave drive (one phase energised) and half-step (alternately one phase energised/two phases energised). Two inhibit signals are also generated by the L297 in half step and wave drive modes. These signals, which connect directly to the L298's enable inputs, are intended to speed current decay when a winding is de-energised. When the L297 is used to drive a unipolar motor the chopper acts on these lines.

An input called CONTROL determines whether the chopper will act on the phase lines ABCD or the inhibit lines INH1 and INH2. When the phase lines are chopped the non-active phase line of each pair (AB or CD) is activated (rather than interrupting the line then active). In L297 + L298 configurations this technique reduces dissipation in the load current sense resistors.

A common on-chip oscillator drives the dual chopper. It supplies pulses at the chopper rate which set the two flip-flops FF1 and FF2. When the current in a winding reaches the programmed peak value the voltage across the sense resistor (connected to one of the sense inputs SENS₁ or SENS₂) equals V_{ref} and the corresponding comparator resets its flip flop, interrupting the drive current until the next oscillator pulse arrives. The peak current for both windings is programmed by a voltage divider on the V_{ref} input.

Ground noise problems in multiple configurations can be avoided by synchronising the chopper oscillators. This is done by connecting all the SYNC pins together, mounting the oscillator RC network on one device only and grounding the OSC pin on all other devices.

The L297A includes a pulse doubler on the step clock line which is intended to simplify the implementation of multiple stepping. A ghost pulse is generated automatically after each input pulse, delayed by the time $0.75 R_d C_d$.

The RC network should be dimensioned to place the ghost pulse roughly halfway between clock pulses. If pin 1 (DOUBLER) is grounded the doubler function is disabled.


MOTOR DRIVING PHASE SEQUENCES

The L297's translator generates phase sequences for normal drive, wave drive and half step modes. The state sequences and output waveforms for these three modes are shown below. In all cases the translator advances on the low to high transition of CLOCK.

Clockwise rotation is indicated ; for anticlockwise rotation the sequences are simply reversed RE-SET restores the translator to state 1, where ABCD = 0101.


HALF STEP MODE

Half step mode is selected by a high level on the HALF/FULL input.



NORMAL DRIVE MODE


Normal drive mode (also called "two-phase-on" drive) is selected by a low level on the HALF/FULL input when the translator is at an odd numbered state (1, 3, 5 or 7). In this mode the INH1 and INH2 outputs remain high throughout.



MOTOR DRIVING PHASE SEQUENCES (continued)

WAVE DRIVE MODE

Wave drive mode (also called "one-phase-on" drive) is selected by a low level on the HALF/FULL input when the translator is at an even numbered state (2, 4, 6 or 8).



ELECTRICAL CHARACTERISTICS (Refer to the block diagram $T_{amb} = 25\text{ C}$. $V_s = 5\text{ V}$ unless otherwise specified)


Parameter		Test conditions	Min.	Typ.	Max.	Unit
V_s	Supply voltage (pin 12)		4.75		7	V
I_s	Quiescent supply current (pin 12)	Outputs floating		50	80	mA
V_i	Input voltage (pin 11, 17, 18, 19, 20)	Low			0.8	V
		High	2		V_s	V
I_i	Input current (pin 11, 17, 18, 19, 20)	$V_i = L$			-100	μA
		$V_i = H$			10	μA
V_{en}	Enable input voltage (pin 10)	Low			1.5	V
		High	2		V_s	V
I_{en}	Enable input current (pin 10)	$V_{en} = L$			-100	μA
		$V_{en} = H$			10	μA
V_o	Phase output voltage (pins 4, 6, 7, 9)	$I_o = 10\text{mA}$ V_{OL}			0.4	V
		$I_o = 5\text{mA}$ V_{OH}	3.9			V
V_{inh}	Inhibit output voltage (pins 5, 8)	$I_o = 10\text{mA}$ $V_{inh L}$			0.4	V
		$I_o = 5\text{mA}$ $V_{inh H}$	3.9			V
V_{SYNC}	Sync Output Voltage	$I_o = 5\text{mA}$ $V_{SYNC H}$	3.3			V
		$I_o = 5\text{mA}$ $V_{SYNC V}$			0.8	

ELECTRICAL CHARACTERISTICS (continued)

Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{leak}	Leakage current (pin 3, 11*)			1	μA
V_{sat}	Saturation voltage (pins 3, 11*)			0.4	V
V_{off}	Comparators offset voltage (pins 13, 14, 15)			5	mV
I_b	Comparator bias current (pins 13, 14, 15)	-100		10	μA
V_{ref}	Input reference voltage (pin 15)	0		3	V
t_{CLK}	Clock time	0.5			μs
t_S	Set up time	1			μs
t_H	Hold time	4			μs
t_R	Reset time	1			μs
t_{RCLK}	Reset to clock delay	1			μs

* L297A only

Figure 1.



APPLICATION INFORMATION

TWO PHASE BIPOLAR STEPPER MOTOR CONTROL CIRCUIT

This circuit drives bipolar stepper motors with winding currents up to 2A. The diodes are fast 2A types.

Figure 2.




Figure 3 : Synchronising L297s





Figure 4 : Pulse doubler (L297A)





DUAL FULL-BRIDGE DRIVER
PRELIMINARY DATA

- OPERATING SUPPLY VOLTAGE UP TO 46 V
- TOTAL DC CURRENT UP TO 4 A
- LOW SATURATION VOLTAGE
- OVERTEMPERATURE PROTECTION
- LOGICAL "0" INPUT VOLTAGE UP TO 1.5 V (HIGH NOISE IMMUNITY)

tion of an external sensing resistor. An additional supply input is provided so that the logic works at a lower voltage.

DESCRIPTION


The L298N is an integrated monolithic circuit in a 15-lead Multiwatt® package. It is a high voltage, high current dual full-bridge driver designed to accept standard TTL logic levels and drive inductive loads such as relays, solenoids, DC and stepping motors. Two enable inputs are provided to enable or disable the device independently of the input signals. The emitters of the lower transistors of each bridge are connected together and the corresponding external terminal can be used for the connec-


BLOCK DIAGRAM


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Test Conditions	Unit
V_S	Power Supply	50	V
V_{SS}	Logic Supply Voltage	7	V
V_I, V_{en}	Input and Enable Voltage	- 0.3 to 7	V
I_O	Peak Output Current (each channel)		
	- Non Repetitive ($t = 100 \mu s$)	3	A
	- Repetitive (80 % on - 20 % off ; $t_{on} = 10 ms$)	2.5	A
	- DC Operation	2	A
V_{sens}	Sensing Voltage	- 1 to 2.3	V
P_{tot}	Total Power Dissipation ($T_{case} = 75 \text{ }^\circ C$)	25	W
T_{stg}, T_J	Storage and Junction Temperature	- 40 to 150	$^\circ C$

PIN CONNECTION (top view)



THERMAL DATA

$R_{th \text{ j-case}}$	Thermal Resistance Junction-case	Max	3	$^\circ C/W$
$R_{th \text{ j-amb}}$	Thermal Resistance Junction-ambient	Max	35	$^\circ C/W$

PIN FUNCTIONS (refer to the block diagram)

N	Name	Function
1 : 15	Sense A : Sense B	Between this pin and ground is connected the sense resistor to control the current of the load.
2 : 3	Out 1 : Out 2	Outputs of the Bridge A : the current that flows through the load connected between these two pins is monitored at pin 1.
4	V_S	Supply Voltage for the Power Output Stages. A non-inductive 100 nF capacitor must be connected between this pin and ground.
5 : 7	Input 1 : Input 2	TTL Compatible Inputs of the Bridge A.
6 : 11	Enable A : Enable B	TTL Compatible Enable Input : the L state disables the bridge A (enable A) and/or the bridge B (enable B).
8	GND	Ground.
9	V_{SS}	Supply Voltage for the Logic Bloks. A 100 nF capacitor must be connected between this pin and ground.
10 : 12	Input 3 : Input 4	TTL Compatible Inputs of the Bridge B.
13 : 14	Out 3 : Out 4	Outputs of the Bridge B. The current that flows through the load connected between these two pins is monitored at pin 15.

ELECTRICAL CHARACTERISTICS ($V_S = 42\text{ V}$; $V_{SS} = 5\text{ V}$, $T_J = 25\text{ }^\circ\text{C}$; unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_S	Supply Voltage (pin 4)	Operative Condition	$V_{IH} + 2.5$		46	V
V_{SS}	Logic Supply Voltage (pin 9)		4.5	5	7	V
I_S	Quiescent Supply Current (pin 4)	$V_{en} = H$ $V_i = L$ $I_L = 0$ $V_i = H$		13	22	mA
		$V_{en} = L$ $V_i = x$		50	70	
I_{SS}	Quiescent Current from V_{SS} (pin 9)	$V_{en} = H$ $V_i = L$ $I_L = 0$ $V_i = H$		24	36	mA
		$V_{en} = L$ $V_i = x$		7	12	
V_{iL}	Input Low Voltage (pins 5,7,10,12)		-0.3		1.5	V
V_{iH}	Input High Voltage (pins 5,7,10,12)		2.3		V_{SS}	
I_{iL}	Low Voltage Input Current (pins 5,7,10,12)	$V_i = L$			-10	μA
I_{iH}	High Voltage Input Current (pins 5,7,10,12)	$V_i = H \leq V_{SS} - 0.6\text{ V}$		30	100	
$V_{en} = L$	Enable Low Voltage (pins 6,11)		-0.3		1.5	V
$V_{en} = H$	Enable High Voltage (pins 6,11)		2.3		V_{SS}	
$I_{en} = L$	Low Voltage Enable Current (pins 6,11)	$V_{en} = L$			-10	μA
$I_{en} = H$	High Voltage Enable Current (pins 6,11)	$V_{en} = H \leq V_{SS} - 0.6\text{ V}$		30	100	
$V_{CE\text{ sat (H)}}$	Source Saturation Voltage	$I_L = 1\text{ A}$ $I_L = 2\text{ A}$		1.35 2	1.7 2.7	V

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{CE\ sat} (I_L)$	Sink Saturation Voltage	$I_L = 1\ A^{(5)}$		1.2	1.6	V
		$I_L = 2\ A^{(5)}$		1.7	2.3	
$V_{CE\ sat}$	Total Drop	$I_L = 1\ A^{(5)}$			3.2	V
		$I_L = 2\ A^{(5)}$			4.9	
V_{sens}	Sensing Voltage (pins 1, 15)		- 1 ⁽¹⁾		2	V
$T_1 (V_i)$	Source Current Turn-off Delay	$0.5\ V_i$ to $0.9\ I_L^{(2)} ; ^{(4)}$		1.5		μ S
$T_2 (V_i)$	Source Current Fall Time	$0.9\ I_L$ to $0.1\ I_L^{(2)} ; ^{(4)}$		0.2		μ S
$T_3 (V_i)$	Source Current Turn-on Delay	$0.5\ V_i$ to $0.1\ I_L^{(2)} ; ^{(4)}$		2		μ S
$T_4 (V_i)$	Source Current Rise Time	$0.1\ I_L$ to $0.9\ I_L^{(2)} ; ^{(4)}$		0.7		μ S
$T_5 (V_i)$	Sink Current Turn-off Delay	$0.5\ V_i$ to $0.9\ I_L^{(3)} ; ^{(4)}$		0.7		μ S
$T_6 (V_i)$	Sink Current Fall Time	$0.9\ I_L$ to $0.1\ I_L^{(3)} ; ^{(4)}$		0.25		μ S
$T_7 (V_i)$	Sink Current Turn-on Delay	$0.5\ V_i$ to $0.9\ I_L^{(3)} ; ^{(4)}$		1.6		μ S
$T_8 (V_i)$	Sink Current Rise Time	$0.1\ I_L$ to $0.9\ I_L^{(3)} ; ^{(4)}$		0.2		μ S
$f_c (V_i)$	Commutation Frequency	$I_L = 2\ A$		25	40	KHz
$T_1 (V_{en})$	Source Current Turn-off Delay	$0.5\ V_{en}$ to $0.9\ I_L^{(2)} ; ^{(4)}$		3		μ S
$T_2 (V_{en})$	Source Current Fall Time	$0.9\ I_L$ to $0.1\ I_L^{(2)} ; ^{(4)}$		1		μ S
$T_3 (V_{en})$	Source Current Turn-on Delay	$0.5\ V_{en}$ to $0.1\ I_L^{(2)} ; ^{(4)}$		0.3		μ S
$T_4 (V_{en})$	Source Current Rise Time	$0.1\ I_L$ to $0.9\ I_L^{(2)} ; ^{(4)}$		0.4		μ S
$T_5 (V_{en})$	Sink Current Turn-off Delay	$0.5\ V_{en}$ to $0.9\ I_L^{(3)} ; ^{(4)}$		2.2		μ S
$T_6 (V_{en})$	Sink Current Fall Time	$0.9\ I_L$ to $0.1\ I_L^{(3)} ; ^{(4)}$		0.35		μ S
$T_7 (V_{en})$	Sink Current Turn-on Delay	$0.5\ V_{en}$ to $0.1\ I_L^{(3)} ; ^{(4)}$		0.25		μ S
$T_8 (V_{en})$	Sink Current Rise Time	$0.1\ I_L$ to $0.9\ I_L^{(3)} ; ^{(4)}$		0.1		μ S
$f_c (V_{en})$	Commutation Frequency	$I_L = 2\ A$		1		KHz

- 1) Sensing voltage can be -1 V for $t \leq 50\ \mu$ sec; in steady state $V_{sens\ min} \geq -0.5\ V$.
- 2) See fig. 2.
- 3) See fig. 4.
- 4) The load must be a pure resistor.
- 5) PIN 1 and PIN 15 connected to GND.

Figure 1 : Typical Saturation Voltage vs. Output Current.





Figure 2 : Switching Times Test Circuits.



Note : For INPUT Switching, set EN = H
For ENABLE Switching, set IN = H

Figure 3 : Source Current Delay Times vs. Input or Enable Switching.





Figure 4 : Switching Times Test Circuits.



Note : For INPUT Switching, set EN = H
For ENABLE Switching, set IN = L

Figure 5 : Sink Current Delay Times vs. Input 0 V Enable Switching.




Figure 6 : Bidirectional DC Motor Control.





Figure 7 : For higher currents, outputs can be paralleled. Take care to parallel channel 1 with channel 4 and channel 2 with channel 3.



APPLICATION INFORMATION (Refer to the block diagram)

1.1. POWER OUTPUT STAGE

The L298N integrates two power output stages (A : B). The power output stage is a bridge configuration and its outputs can drive an inductive load in common or differential mode, depending on the state of the inputs. The current that flows through the load comes out from the bridge at the sense output : an external resistor (R_{SA} : R_{SB}) allows to detect the intensity of this current

1.2. INPUT STAGE

Each bridge is driven by means of four gates the input of which are In1 : In2 : EnA and In3 : In4 : EnB. The In inputs set the bridge state when The En input is high : a low state of the En input inhibits the bridge. All the inputs are TTL compatible.

2. SUGGESTIONS

A non inductive capacitor, usually of 100 nF, must be foreseen between both V_S and V_{SS} , to ground, as near as possible to pin 8 (GND). When the large capacitor of the power supply is too far from the IC, a second smaller one must be foreseen near the L298N.

The sense resistor, not of a wire-wound type, must be grounded near the negative pole of V_S that must be near the GND pin of the I.C.

Each input must be connected to the source of the driving signals by means of a very short path.

Turn-On and Turn-Off : Before to Turn-ON the Supply Voltage and before to Turn it OFF, the Enable input must be driven to the Low state.

3. APPLICATIONS

Fig 6 shows a bidirectional DC motor control Schematic Diagram for which only one bridge is needed. The external bridge of diodes D1 to D4 is made by four fast recovery elements ($t_{rr} \leq 200$ nsec) that must be chosen of a V_F as low as possible at the worst case of the load current.

The sense output voltage can be used to control the current amplitude by chopping the inputs, or to provide overcurrent protection by switching low the enable input.

The brake function (Fast motor stop) requires that the Absolute Maximum Rating of 2 Amps must never be overcome.

When the repetitive peak current needed from the load is higher than 2 Amps, a paralleled configuration can be chosen (See Fig.7).

An external bridge of diodes are required when inductive loads are driven and when the inputs of the

IC are chopped ; Shottky diodes would be preferred.

This solution can drive until 3 Amps In DC operation and until 3.5 Amps of a repetitive peak current.

On Fig 8 it is shown the driving of a two phase bipolar stepper motor ; the needed signals to drive the inputs of the L298N are generated, in this example, from the IC L297.

Fig 9 shows an example of P.C.B. designed for the application of Fig 8.

Fig 10 shows a second two phase bipolar stepper motor control circuit where the current is controlled by the I.C. L6506.

Figure 8 : Two Phase Bipolar Stepper Motor Circuit.

This circuit drives bipolar stepper motors with winding currents up to 2 A. The diodes are fast 2 A types.




Figure 9: Suggested Printer Circuit Board Layout for the Circuit of fig. 8 (1 : 1 scale)





Figure 10: Two Phase Bipolar Stepper Motor Control Circuit by Using the Current Controller L6506.



DARLINGTON ARRAYS

- EIGHT DARLINGTONS PER PACKAGE
- OUTPUT CURRENT 400 mA PER DRIVER (500 mA PEAK)
- OUTPUT VOLTAGE 90 V ($V_{CE(sus)} = 70$ V)
- INTEGRAL SUPPRESSION DIODES FOR INDUCTIVE LOADS
- OUTPUTS CAN BE PARALLELED FOR HIGHER CURRENT
- TTL / CMOS / PMOS / DTL COMPATIBLE INPUTS
- INPUTS PINNED OPPOSITE OUTPUTS TO SIMPLIFY LAYOUT

The four versions interface to all common logic families :


L601	General purpose
L602	14 - 25 V PMOS
L603	5 V TTL, CMOS
L604	6 - 15 V CMOS, PMOS

These versatile devices are useful for driving a wide range of loads, including solenoids, relays DC motors, LED displays, filament lamps, thermal print-heads and high power buffers.

The L601, L602, L603 and L604 are supplied in 18 pin plastic DIP packages with a copper leadframe to reduce thermal resistance.

DESCRIPTION

The L601, L602, L603 and L604 are high voltage, high current darlington arrays each containing eight open collector darlington pairs with common emitters. Each channel is rated at 400 mA and can with stand peak currents of 500 mA. Suppression diodes are included for inductive load driving and the inputs are pinned opposite the outputs to simplify board layout.




DIP-18
(Plastic)

ORDER CODES : L601C L603C
L602C L604C

ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V_{CEX}	Collector Emitter Voltage (input open)	90	V
I_C	Collector Current	0.4	A
I_{Cp}	Collector Peak Current	0.5	A
V_i	Input Voltage (for L602, L603 and L604)	30	V
I_i	Input Current (for L601 only)	25	mA
P_{tot}	Total Power Dissipation at $T_{amb} = 25^\circ\text{C}$	1.8	W
T_{op}	Operating Junction Temperature	- 25 to 150	$^\circ\text{C}$

PIN CONNECTIONS (top view)




SCHEMATIC DIAGRAMS


L601




L602



L603



L604



THERMAL DATA


$R_{th(j-amb)}$	Thermal Resistance Junction-ambient	Max	70	C/W
-----------------	-------------------------------------	-----	----	-----

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25\text{ }^{\circ}\text{C}$, unless otherwise specified)


Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{CEX}	Output Leakage Current	$V_{CE} = 90\text{ V}$			10	μA
$V_{CE(sat)}$	Collector Emitter Saturation Voltage	$I_C = 300\text{ mA}$ $I_C = 200\text{ mA}$ $I_C = 100\text{ mA}$	$I_B = 500\text{ }\mu\text{A}$ $I_B = 350\text{ }\mu\text{A}$ $I_B = 250\text{ }\mu\text{A}$		2 1.7 1.2	V V V
h_{FE}	DC Forward Current Gain (L601 only)	$V_{CE} = 3\text{ V}$	$I_C = 300\text{ mA}$	1000		–
V_i	Minimum Input Voltage (ON condition)	$V_{CE} = 3\text{ V}$ for L602 for L603 for L604	$I_C = 300\text{ mA}$		11.5 2.5 5	V V V
V_i	Maximum Input Voltage (OFF condition)	$V_{CE} = 90\text{ V}$ for L601 for L602 for L603 for L604	$I_C = 25\text{ }\mu\text{A}$	0.55 7 0.75 1		V V V V
I_R	Clamp Diode Reverse Current	$V_R = 90\text{ V}$			50	μA
V_F	Clamp Diode Forward Voltage	$I_F = 300\text{ mA}$		2	2.4	V
t_{on}	Turn-on Delay	$0.5\text{ }V_i$ to $0.5\text{ }V_o$		0.4		μs
t_{off}	Turn off Delay	$0.5\text{ }V_i$ to $0.5\text{ }V_o$		0.4		μs

2A QUAD DARLINGTON SWITCH

- SUSTAINING VOLTAGE : 70 V
- 2 A OUTPUT
- HIGH CURRENT GAIN
- IDEAL FOR DRIVING SOLENOIDS, DC MOTORS, STEPPER MOTORS, RELAYS, DISPLAYS, ETC.



Multiwatt-11



Powerdip 8 + 8

DESCRIPTION

The L702 is a monolithic integrated circuit for high current and high voltage switching applications. It comprises four darlington transistors with common emitter and open collector suitable for current sinking applications mounted on the new POWERDIP and Multiwatt® packages.

This circuit reduces components, sizes and costs ; it can provide direct interface between low level logic and a variety of high current applications.


ORDER CODES : L702B - Powerdip
L702N - Multiwatt

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CEX}	Collector-emitter Voltage (input open)	90	V
V _i	Input Voltage	30	V
I _C	Collector Current	3	A
P _{tot}	Total Power Dissipation at T _{pin} 9 to 16 ≤ 90 °C	4	W
	Total Power Dissipation at T _{amb} ≤ 70 °C		
	Total Power Dissipation at T _{case} ≤ 90 °C	20	W
T _{stg}	Storage Temperature	- 55 to 150	°C
T _j	Operating Junction Temperature	- 25 to 150	°C


} Powerdip
Multiwatt

STEPPING MOTOR BUFFER




CONNECTION DIAGRAMS (top view)


Powerdip



Multiwatt



SCHEMATIC DIAGRAM (each Darlington)



THERMAL DATA

$R_{thj\ amb}$	Thermal Resistance Junction Ambient	} Powerdip Multiwatt	Max	70	C/W
$R_{thj\ pins\ 9\ to\ 16}$	Thermal Resistance Junction Pins 9 to 16		Max	14	C/W
$R_{thj\ case}$	Thermal Resistance Junction-case		Max	3	C/W

ELECTRICAL CHARACTERISTICS ($T_{case} = 25\ ^\circ C$ unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{CEX}	Output Leakage Current	$V_{CE} = 90\ V$		10	50	μA
$V_{CE(sust)}$	Collector Emitter () Sustaining Voltage	$I_C = 100\ mA$	70			V
$V_{CE(sat)}$	Collector Emitter Saturation Voltage	$I_C = 1.25\ A$ $I_B = 2\ mA$		1.3	1.9	V
h_{FE}	DC Forward Current Gain	$I_C = 1\ A$ $V_{CE} = 3\ V$	1 000	4 000		
I_i	Input Current	$V_i = 3.75\ V$ $V_i = 2.4\ V$ Open Collector		7 3	11 6	mA mA
V_i	Input Voltage	Off Condition On Condition	$V_{CE} = 70\ V$ $V_{CE} = 3\ V$	$I_C \leq 0.1\ mA$ $I_C \geq 1\ A$		0.4 V
T_{on}	Turn On Time	$V_S = 12\ V$		0.3		μs
T_{off}	Turn Off Time	$R_L = 10\ \Omega$		1		μs

Figure 1 : Switching Time.




Figure 2 : t_{on} and t_{off} Test Circuit.




Figure 3 : Peak Collector Current vs. Duty Cycle and Number of Outputs (L702B only).




Figure 4 : Collector Emitter Saturation Voltage vs. Collector Current.




Figure 5 : Collector Current vs. Input Voltage.




Figure 6 : Input Current vs. Input Voltage.




Figure 7 : Safe Operating Areas (L702B).





Figure 8 : Safe Operating Areas (L702N).




LOW DROP DUAL POWER OPERATIONAL AMPLIFIERS

- OUTPUT CURRENT TO 1A
- OPERATES AT LOW VOLTAGES
- SINGLE OR SPLIT SUPPLY
- LARGE COMMON-MODE AND DIFFERENTIAL MODE RANGE
- LOW INPUT OFFSET VOLTAGE
- GROUND COMPATIBLE INPUTS
- LOW SATURATION VOLTAGE
- THERMAL SHUTDOWN
- CLAMP DIODE
- ESD PROTECTION
- DUMP PROTECTION

They are particularly indicated for driving, inductive loads, as motor and fans applications in compact-disc VCR automotive, etc.

The high gain and high output power capability provide superior performance whatever an operational amplifier/power booster combination is required.






The L2720, L2722 and L2724 are monolithic integrated circuits in powerdip, minidip and SIP-9 packages, intended for use as power operational amplifiers in a wide range of applications including servo amplifiers and power supplies.

ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V_s	Supply voltage	28	V
V_s	Peak supply voltage (50ms)	50	V
V_i	Input voltage	V_s	
V_i	Differential input voltage	$\pm V_s$	
I_o	DC Output current	1	A
I_p	Peak output current (non repetitive)	1.5	A
P_{tot}	Power dissipation at $T_{amb} = 80^\circ\text{C}$ (L2720), $T_{amb} = 50^\circ\text{C}$ (L2722) $T_{case} = 75^\circ\text{C}$ (L2720) $T_{case} = 50^\circ\text{C}$ (L2724)	1 5 10	W W W
T_{op}	Operating Temperature	-40 to 85	$^\circ\text{C}$
T_{stg}, T_j	Storage and junction temperature	-40 to 150	$^\circ\text{C}$

BLOCK DIAGRAMS




CONNECTION DIAGRAMS


(Top view)



L2720




L2722



L2724

SCHEMATIC DIAGRAM (one section)



THERMAL DATA

			SIP-9	Powerdip	Minidip
$R_{th j-case}$	Thermal resistance junction-pins	max	10°C/W	15°C/W	*70°C/W
$R_{th j-amb}$	Thermal resistance junction-albient	max	70°C/W	70°C/W	100°C/W

* Thermal resistance junction-pin 4.

ELECTRICAL CHARACTERISTICS ($V_s = 24V$, $T_{amb} = 25^\circ C$ unless otherwise specified)

Parameter		Test Conditions		Min.	Typ.	Max.	Unit
V_s	Single supply voltage			4		28	V
V_s	Split supply voltage			± 2		± 14	
I_s	Quiescent drain current	$V_O = \frac{V_s}{2}$	$V_s = 24V$		10	15	mA
			$V_s = 8V$		9	15	
I_b	Input bias current				0.2	1	μA
V_{OS}	Input offset voltage					10	mV
I_{OS}	Input offset current					100	nA
SR	Slew rate				2		V/ μs
B	Gain-bandwidth product				1.2		MHz
R_i	Input resistance			500			K Ω
G_v	O.L. voltage gain	$f = 100Hz$		70	80		dB
		$f = 1KHz$			60		
e_N	Input noise voltage	$B = 22Hz \text{ to } 22KHz$			10		μV
I_N	Input noise current				200		μA
CMR	Common Mode rejection	$f = 1KHz$		66	84		dB
SVR	Supply voltage rejection	$f = 100Hz$ $R_G = 10K\Omega$ $V_R = 0.5V$	$V_s = 24V$	60	70		dB
			$V_s = \pm 12V$		75		
			$V_s = \pm 6V$		80		
$V_{DROP(HIGH)}$		$V_s = \pm 2.5V \text{ to } \pm 12V$	$I_p = 100mA$		0.7		V
			$I_p = 500mA$		1.0		
$V_{DROP(LOW)}$			$I_p = 100mA$		0.3		V
			$I_p = 500mA$		0.5		
C_s	Channel separation	$f = 1KHz$ $R_L = 10\Omega$ $G_v = 30dB$	$V_s = 24V$		60		dB
			$V_s = 6V$		60		
T_{sd}	Thermal shutdown junction temperature				145		$^\circ C$

Fig. 1 - Quiescent current vs. supply voltage




Fig. 2 - Open loop gain vs. frequency




Fig. 3 - Common mode rejection vs. frequency




Fig. 4 - Output swing vs. load current ($V_S = \pm 5V$)




Fig. 5 - Output swing vs. load current ($V_S = \pm 12V$)




Fig. 6 - Supply voltage rejection vs. frequency





Fig. 7 - Channel separation vs. frequency



APPLICATION SUGGESTION

In order to avoid possible instability occurring into final stage the usual suggestions for the linear power stages are useful, as for instance:

- layout accuracy;
- A 100nF capacitor connected between supply pins and ground;

- boucherot cell (0.1 to $0.2 \mu\text{F} + 1\Omega$ series) between outputs and ground or across the load. With single supply operation, a resistor ($1\text{K}\Omega$) between the output and supply pin can be necessary for stability.

Fig. 8 - Bidirectional DC motor control with μP compatible inputs




Fig. 9 - Servocontrol for compact-disc




Fig. 10 - Capstan motor control in video recorders





Fig. 11 - Motor current control circuit



Note: The input voltage level is compatible with L291 (5-BIT D/A converter)

Fig. 12 - Bidirectional speed control of DC motors.

For circuit stability ensure that $R_x > \frac{2R3 \cdot R1}{R_M}$ where R_M = internal resistance of motor. The voltage available at the terminals of the motor is $V_M = 2 \left(V_1 - \frac{V_s}{2} \right) + |R_o| \cdot I_M$ where $|R_o| = \frac{2R3 \cdot R1}{R_x}$ and I_M is the motor current.





Fig. 13 - VHS-VCR Motor control circuit




LOW DROP DUAL POWER OPERATIONAL AMPLIFIER

- OUTPUT CURRENT TO 1A
- OPERATES AT LOW VOLTAGES
- SINGLE OR SPLIT SUPPLY
- LARGE COMMON-MODE AND DIFFERENTIAL MODE RANGE
- LOW INPUT OFFSET VOLTAGE
- GROUND COMPATIBLE INPUTS
- LOW SATURATION VOLTAGE
- THERMAL SHUTDOWN
- CLAMP DIODE
- ESD PROTECTION
- DUMP PROTECTION

The L2726 is a monolithic integrated circuit in SO-20 package intended for use as power operational amplifiers in a wide range of applications including servo amplifiers and power supplies.

It is particularly indicated for driving inductive loads, as motor and finds applications in compact-disc VCR automotive, etc.


The high gain and high output power capability provide superior performance whatever an operational amplifier/power booster combination is required.



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_s	Supply voltage	28	V
V_s	Peak supply voltage (50ms)	50	V
V_i	Input voltage	V_s	
V_i	Differential input voltage	$\pm V_s$	
I_o	DC Output current	1	A
I_p	Peak output current (non repetitive)	1.5	A
P_{tot}	Power dissipation at $T_{amb} = 85^\circ\text{C}$ $T_{case} = 75^\circ\text{C}$	1	W
		5	W
T_{op}	Operating Temperature	-40 to 85	$^\circ\text{C}$
T_{stg}, T_j	Storage and junction temperature	-40 to 150	$^\circ\text{C}$


BLOCK DIAGRAM



L2726-1: : D15


CONNECTION DIAGRAM

(Top view)



L2726-2: DIS

SCHEMATIC DIAGRAM (one section)



THERMAL DATA

$R_{th\ j-case}$	Thermal resistance junction-case	max	15.0	°C/W
$R_{th\ j-amb}$	Thermal resistance junction-ambient (*)	max	65	°C/W

(*) With 4 sq. cm copper area heatsink

ELECTRICAL CHARACTERISTICS ($V_s = 24V$, $T_{amb} = 25^\circ C$ unless otherwise specified)

Parameter	Test Conditions		Min.	Typ.	Max.	Unit		
V_s	Single supply voltage		4		28	V		
V_s	Split supply voltage		± 2		± 14			
I_s	Quiescent drain current	$V_o = \frac{V_s}{2}$	$V_s = 24V$	10	15	mA		
			$V_s = 8V$	9	15			
I_b	Input bias current			0.2	1	μA		
V_{os}	Input offset voltage				10	mV		
I_{os}	Input offset current				100	nA		
SR	Slew rate			2		V/ μs		
B	Gain-bandwidth product			1.2		MHz		
R_i	Input resistance		500			K Ω		
G_v	O.L. voltage gain	$f = 100Hz$	70	80		dB		
		$f = 1KHz$		60				
e_N	Input noise voltage	B = 22Hz to 22KHz		10		μV		
I_N	Input noise current			200		pA		
CMR	Common Mode rejection	$f = 1KHz$	66	84		dB		
SVR	Supply voltage rejection	$f = 100Hz$ $R_G = 10K\Omega$ $V_R = 0.5V$	$V_s = 24V$ $V_s = \pm 12V$ $V_s = \pm 6V$	60	70 75 80		dB dB dB	
			$V_s = \pm 2.5V$ to $\pm 12V$	$I_p = 100mA$		0.7		V
				$I_p = 500mA$		1.0	1.5	
$V_{DROP(Low)}$			$I_p = 100mA$		0.3		V	
			$I_p = 500mA$		0.5	1.0		
C_s	Channel separation	$f = 1KHz$ $R_L = 10\Omega$ $G_v = 30dB$	$V_s = 24V$	60		dB		
			$V_s = 6V$	60				
T_{sd}	Thermal shutdown junction temperature			145		$^\circ C$		

Fig. 1 - Quiescent current vs. supply voltage




Fig. 2 - Open loop gain vs. frequency




Fig. 3 - Common mode rejection vs. frequency




Fig. 4 - Output swing vs. load current (V_S = ± 5V)




Fig. 5 - Output swing vs. load current (V_S = ± 12V)




Fig. 6 - Supply voltage rejection vs. frequency





Fig. 7 - Channel separation vs. frequency



**DUAL LOW DROP HIGH POWER
 OPERATIONAL AMPLIFIER**

ADVANCE DATA

- HIGH OUTPUT CURRENT
- VERY LOW SATURATION VOLTAGE
- LOW VOLTAGE OPERATION
- LOW INPUT OFFSET VOLTAGE
- GND COMPATIBLE INPUTS
- ST-BY FUNCTION (LOW CONSUMPTION)
- HIGH APPLICATION FLEXIBILITY


PROTECTIONS:

- VERY INDUCTIVE LOADS
- OVERRATING CHIP TEMPERATURE
- LOAD DUMP VOLTAGE
- FORTUITOUS OPEN GROUND
- ESD

DESCRIPTION

The L2750 is a new technology class AB dual power operational amplifier assembled in Multiwatt 11 package.


Thanks to the fully complementary PNP/NPN output configuration the L2750 can deliver a rail-to-




rail output voltage swing even at the highest current.

Additional feature is the very low current Stand-By function.

The high application flexibility of the L2750 makes the device suitable for either motor driving/control and audio applications purposes.

BLOCK DIAGRAM


PIN CONNECTION (Top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
$V_{S\ op}$	Operating Supply Voltage	18	V
$V_{S\ max}$	Supply Voltage	28	V
V_{PEAK}	Peak Supply Voltage (t = 50ms)	40	V
V_i	Input Voltage	$V_{S\ op}$	V
V_i	Differential Input Voltage	$V_{S\ op}$	V
I_O	Output Peak Current (non rep. t = 100μs)	5	A
I_O	Output Peak Current (rep. f > 10Hz)	4	A
P_{tot}	Power Dissipation $T_{CASE} = 85^{\circ}C$	36	W
T_{stg}, T_j	Storage and Junction Temperature	-40 to 150	$^{\circ}C$

THERMAL DATA

Symbol	Description	Value	Unit
$R_{th\ j-case}$	Thermal Resistance Junction-case	Max 1.8	$^{\circ}C/W$

ELECTRICAL CHARACTERISTICS (Refer to the operational amplifier with $G_V = 24dB$; $V_S = 14.4V$; $T_{amb} = 25^{\circ}C$, unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
V_S	Supply Voltage		4		18	V
I_d	Total Quiescent Drain Current			30	50	mA
V_{OS}	Input Offset Voltage				5	mV
I_{SB}	ST-BY Current Consumption				50	μA
I_S	Input Bias Current				0.5	μA
I_{OS}	Input Offset Current				50	nA
V_{DROP}	Output Voltage Drop (High)	$I_O = 0.5A$ $I_O = 3A$		0.25 1.1	0.5 2.5	V V
	Output Voltage Drop (Low)	$I_O = 0.5A$ $I_O = 3A$		0.25 1	0.5 2	V V
SR	Slew Rate			4		V/μs
B	Gain Bandwidth Prod			10		MHz
G_V	Open Loop Voltage Gain	f = 1KHz		85		dB
R_{IN}	Input Resistance			150		MΩ
E_{IN}	Input Noise Voltage	$R_S = 0$ to 10KΩ f = 22Hz to 22KHz		3		μV
CMRR	Common Mode Rejection Ratio		75	90		dB

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
SVR	Supply Voltage Rejection	$R_S = 0$ $f = 100\text{Hz}$	75	90		dB
C_T	Crosstalk	$f = 1\text{KHz to } 10\text{KHz}$		80		dB

APPLICATION SUGGESTION

The high flexibility makes the L2750 suitable for a wide range of applications.

Motor Controller

The device can be utilized as a motor controller. Fig.1 represents a bidirectional DC motor control suitable for logic driving. In these kinds of application it is possible to take advantage of the high current capability of the L2750 for driving several types of low impedance motors in a broad range of applications. Moreover the low drop allows high start up currents even at lowest supply voltage.

Audio Applications

Another typical utilization of the L2750 concerns the audio field, as follows:

- 1) DRIVER FOR BOOSTER : The remarkably low distortion and noise makes the device proper to be used as high quality driver for main amplifiers (i.e. car radio boosters). An example is shown by Fig. 5, where the gain is set to 24 dB (see also the relevant characteristics).
- 2) CAR RADIO BOOSTER WITH DIFFERENTIAL INPUT : Fig. 10 shows an example of car radio booster, with a gain of 30 dB, that is specially recommended for active loudspeakers. Among its main feature is the differential input and subsequent high noise suppression. The typical output power delivered into a 4Ω load is 24W ($V_S = 14.4\text{V}$; $d = 10\%$), as shown by the characteristics enclosed.

Figure 2: Low Drop Voltage vs. Output Current




Figure 3: High Drop Voltage vs. Output Current




Figure 4: Open Loop Gain vs. Phase Response




Figure 1




Figure 5: Stereo Audio Amplifier Application Circuit





Figure 6: P.C. Board and Components Layout of the Circuit of Figure 5 (1:1 scale)



AUDIO STEREO APPLICATION CIRCUIT OF FIGURE 5

Figure 7: Quiescent Drain Current vs. Supply Voltage




Figure 8: Distortion vs. Output Voltage




Figure 9: Distortion vs. Frequency




Figure 10: Cross-Talk vs Frequency




Figure 11: Supply Voltage Rejection vs. Frequency




Figure 12: EN Input vs. Rg




Figure 13: Bridge Power Amplifier with Balanced Input Application Circuit





Figure 14: P.C. Board and Component Layout of the Circuit of Figure 13 (1:1 scale)



BRIDGE AUDIO APPLICATION CIRCUIT OF FIGURE 13

Figure 15: Quiescent Drain Current vs. Supply Voltage




Figure 16: Noise vs. R_S




Figure 17: Output Power vs. Supply Voltage




Figure 18: Output Power vs Supply Voltage




Figure 19: Distortion vs. Output Power




Figure 20: Distortion vs. Output Power




Figure 21: Distortion vs. Output Power




Figure 22: Distortion vs. Output Power




Figure 23: Distortion vs. Frequency




Figure 24: Supply Voltage Rejection vs. Frequency




Figure 25: Total Power Dissipation and Efficiency vs. Output Power





Figure 26: Total Power Dissipation and Efficiency vs. Output Power



DUAL 5V REGULATOR WITH RESET


For complete specification refer to " Linear & Switching Voltage Regulators Appl. Manual ". (Order Code AMLISVOREST/1)

- ▶ **OUTPUT CURRENTS:** $I_{o1} = 400\text{mA}$
 $I_{o2} = 400\text{mA}$
- ▶ **FIXED PRECISION OUTPUT VOLTAGE 5V**
 $\pm 2\%$
- ▶ **RESET FUNCTION CONTROLLED BY INPUT VOLTAGE AND OUTPUT 1 VOLTAGE**
- ▶ **RESET FUNCTION EXTERNALLY PROGRAMMABLE TIMING**
- ▶ **RESET OUTPUT LEVEL RELATED TO OUTPUT 2**
- ▶ **OUTPUT 2 INTERNALLY SWITCHED WITH ACTIVE DISCHARGING**
- ▶ **LOW LEAKAGE CURRENT, LESS THAN $1\mu\text{A}$ AT OUTPUT 1**
- ▶ **LOW QUIESCENT CURRENT (INPUT 1)**
- ▶ **INPUT OVERVOLTAGE PROTECTION UP TO 60V**

- **RESET OUTPUT HIGH**
- **OUTPUT TRANSISTORS SOA PROTECTION**
- **SHORT CIRCUIT AND THERMAL OVERLOAD PROTECTION**

The L4901A is a monolithic low drop dual 5V regulator designed mainly for supplying micro-processor systems.


Reset and data save functions during switch on/off can be realized.



ABSOLUTE MAXIMUM RATINGS

V_{iN}	DC input voltage	24	V
	Transient input overvoltage (t = 40 ms)	60	V
I_o	Output current	internally limited	
T_j	Storage and junction temperature	-40 to 150	°C

BLOCK DIAGRAM




DUAL 5V REGULATOR WITH RESET AND DISABLE

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual". (Order Code AMLISVOREST/1)

- DOUBLE BATTERY OPERATING
- OUTPUT CURRENTS: $I_{o1} = 300\text{mA}$
 $I_{o2} = 300\text{mA}$
- FIXED PRECISION OUTPUT VOLTAGE 5V $\pm 2\%$
- RESET FUNCTION CONTROLLED BY INPUT VOLTAGE AND OUTPUT 1 VOLTAGE
- RESET FUNCTION EXTERNALLY PROGRAMMABLE TIMING
- RESET OUTPUT LEVEL RELATED TO OUTPUT 2
- OUTPUT 2 INTERNALLY SWITCHED WITH ACTIVE DISCHARGING
- OUTPUT 2 DISABLE LOGICAL INPUT
- LOW LEAKAGE CURRENT, LESS THAN $1\mu\text{A}$ AT OUTPUT 1
- RESET OUTPUT NORMALLY HIGH
- INPUT OVERVOLTAGE PROTECTION UP TO 60V
- OUTPUT TRANSISTORS SOA PROTECTION
- SHORT CIRCUIT AND THERMAL OVERLOAD PROTECTION

The L4902A is a monolithic low drop dual 5V regulator designed mainly for supplying micro-processor systems.


Reset and data save functions and remote switch on/off control can be realized.



ABSOLUTE MAXIMUM RATINGS

V_{IN}	DC input voltage	28	V
	Transient input overvoltage ($t = 40\text{ ms}$)	60	V
I_o	Output current	internally limited	
T_{stg}, T_j	Storage and junction temperature	-40 to 150	°C

BLOCK DIAGRAM



DUAL 5V REGULATOR WITH RESET AND DISABLE FUNCTIONS

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual". (Order Code AMLISVOREST/1)

- **OUTPUT CURRENTS:** $I_{O1} = 50\text{mA}$
 $I_{O2} = 100\text{mA}$
- **FIXED PRECISION OUTPUT VOLTAGE**
 $5\text{V} \pm 2\%$
- **RESET FUNCTION CONTROLLED BY INPUT VOLTAGE AND OUTPUT 1 VOLTAGE**
- **RESET FUNCTION EXTERNALLY PROGRAMMABLE TIMING**
- **RESET OUTPUT LEVEL RELATED TO OUTPUT 2**
- **OUTPUT 2 INTERNALLY SWITCHED WITH ACTIVE DISCHARGING**
- **OUTPUT 2 DISABLE LOGICAL INPUT**
- **LOW LEAKAGE CURRENT, LESS THAN $1\mu\text{A}$ AT OUTPUT 1**
- **INPUT OVERVOLTAGE PROTECTION UP TO 60V**
- **RESET OUTPUT NORMALLY LOW**
- **OUTPUT TRANSISTORS SOA PROTECTION**
- **SHORT CIRCUIT AND THERMAL OVERLOAD PROTECTION**

The L4903 is a monolithic low drop dual 5V regulator designed mainly for supplying micro-processor systems.

Reset, data save functions and remote switch on/off control can be realized.




Minidip Plastic

ORDERING NUMBER: L4903

ABSOLUTE MAXIMUM RATINGS

V_{IN}	DC input voltage	24	V
V_t	Transient input overvoltage ($t = 40\text{ms}$)	60	V
P_{tot}	Power dissipation at $T_{amb} = 50^\circ\text{C}$	1	W
T_{stg}, T_j	Storage and junction temperature	-40 to 150	$^\circ\text{C}$

BLOCK DIAGRAM




DUAL 5V REGULATOR WITH RESET

For complete specification refer to " Linear & Switching Voltage Regulators Appl. Manual ". (Order Code AMLISVOREST/1)

- OUTPUT CURRENTS: $I_{o1} = 50\text{mA}$
 $I_{o2} = 100\text{mA}$
- FIXED PRECISION OUTPUT VOLTAGE $5\text{V} \pm 2\%$
- RESET FUNCTION CONTROLLED BY INPUT VOLTAGE AND OUTPUT 1 VOLTAGE
- RESET FUNCTION EXTERNALLY PROGRAMMABLE TIMING
- RESET OUTPUT LEVEL RELATED TO OUTPUT 2
- OUTPUT 2 INTERNALLY SWITCHED WITH ACTIVE DISCHARGING
- LOW LEAKAGE CURRENT, LESS THAN $1\mu\text{A}$ AT OUTPUT 1
- LOW QUIESCENT CURRENT (INPUT 1)
- INPUT OVERVOLTAGE PROTECTION UP TO 60V
- RESET OUTPUT NORMALLY HIGH
- OUTPUT TRANSISTORS SOA PROTECTION
- SHORT CIRCUIT AND THERMAL OVERLOAD PROTECTION

The L4904A is a monolithic low drop dual 5V regulator designed mainly for supplying micro-processor systems.


Reset and data save functions during switch on/off can be realized.



ABSOLUTE MAXIMUM RATINGS

V_{IN}	DC input voltage	24	V
	Transient input overvoltage (t = 40 ms)	60	V
I_o	Output current	internally limited	
P_{tot}	Power dissipation at $T_{amb} = 50^\circ\text{C}$	1	W
T_j	Storage and junction temperature	-40 to 150	$^\circ\text{C}$

BLOCK DIAGRAM



DUAL 5V REGULATOR WITH RESET


For complete specification refer to "Linear & Switching Voltage Regulators: Appl. Manual". (Order Code AMLISVOREST/1)

- DOUBLE BATTERY OPERATING
- OUTPUT CURRENTS: $I_{O1} = 200\text{mA}$
 $I_{O2} = 300\text{mA}$
- FIXED PRECISION OUTPUT VOLTAGE 5V $\pm 1\%$
- RESET FUNCTION CONTROLLED BY INPUT VOLTAGE AND OUTPUT 1 VOLTAGE
- RESET FUNCTION EXTERNALLY PROGRAMMABLE TIMING
- RESET OUTPUT LEVEL RELATED TO OUTPUT 2
- OUTPUT 2 INTERNALLY SWITCHED WITH ACTIVE DISCHARGING
- LOW LEAKAGE CURRENT, LESS THAN $1\mu\text{A}$ AT OUTPUT 1
- LOW QUIESCIENT CURRENT (INPUT 1)
- INPUT OVERVOLTAGE PROTECTION UP TO 60V

- RESET OUTPUT HIGH
- OUTPUT TRANSISTORS SOA PROTECTION
- SHORT CIRCUIT AND THERMAL OVERLOAD PROTECTION

The L4905 is a monolithic low drop dual 5V regulator designed mainly for supplying micro-processor systems.


Reset and data save functions during switch on/off can be realized.



ABSOLUTE MAXIMUM RATINGS

V_{IN}	DC input voltage	28	V
	Transient input overvoltage ($t = 40\text{ ms}$)	60	V
I_o	Output current	internally limited	
T_j	Storage and junction temperature	-40 to 150	°C

BLOCK DIAGRAM






VERY LOW DROP 1.5 A REGULATORS

For complete specification refer to " Linear & Switching Voltage Regulators Appl. Manual ". (Order Code AMLISVOREST/1)


- PRECISE 5 V, 8.5 V, 10 V, 12 V OUTPUTS
- LOW DROPOUT VOLTAGE (500 mV typ at 1.5A)
- VERY LOW QUIESCENT CURRENT
- THERMAL SHUTDOWN
- SHORT CIRCUIT PROTECTION
- REVERSE POLARITY PROTECTION



DESCRIPTION

The L4940 series of three terminal positive regulators is available in TO-220 package and with several fixed output voltages, making it useful in a wide range of industrial and consumer applications. Thanks to its very low input/output voltage drop, these devices are particularly suitable for battery powered equipments, reducing consumption and prolonging battery life. Each type employs internal current limiting, antisaturation circuit, thermal shut-down and safe area protection.

BLOCK DIAGRAM




VERY LOW DROP 1A REGULATOR

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual". (Order Code AMLISVOREST/1)


- LOW DROPOUT VOLTAGE (450 mV typ at 1A)
- VERY LOW QUIESCENT CURRENT
- THERMAL SHUTDOWN
- SHORT CIRCUIT PROTECTION
- REVERSE POLARITY PROTECTION

DESCRIPTION

The L4941 is a three terminal 5 V positive regulator available in TO-220, SOT-82 and SOT-194 packages, making it useful in a wide range of the industrial and consumer applications. Thanks to its very low input/output voltage drop, this device is particularly suitable for battery powered equipment, reducing consumption and prolonging battery life. It employs internal current limiting, antisaturation circuit, thermal shut-down and safe area protection.



BLOCK DIAGRAM



2.5A POWER SWITCHING REGULATOR

PRELIMINARY DATA

- 2.5A OUTPUT CURRENT
- 5.1V TO 40V OUTPUT VOLTAGE RANGE
- PRECISE ($\pm 2\%$) ON-CHIP REFERENCE
- HIGH SWITCHING FREQUENCY
- VERY HIGH EFFICIENCY (UP TO 90%)
- VERY FEW EXTERNAL COMPONENTS
- SOFT START
- INTERNAL LIMITING CURRENT
- THERMAL SHUTDOWN

The L4960 is a monolithic power switching regulator delivering 2.5A at a voltage variable from 5V to 40V in step down configuration. Features of the device include current limiting,

soft start, thermal protection and 0 to 100% duty cycle for continuous operation mode.

The L4960 is mounted in a Heptawatt plastic power package and requires very few external components.

Efficient operation at switching frequencies up to 150KHz allows a reduction in the size and cost of external filter components.




Heptawatt

ORDERING NUMBER: L4960 (Vertical)
 L4960H (Horizontal)


ABSOLUTE MAXIMUM RATINGS

V_1	Input voltage	50	V
$V_1 - V_7$	Input to output voltage difference	50	V
V_7	Negative output DC voltage	-1	V
	Negative output peak voltage at $t = 0.1\mu s$; $f = 100KHz$	-5	V
V_3, V_6	Voltage at pin 3 and 6	5.5	V
V_2	Voltage at pin 2	7	V
I_3	Pin 3 sink current	1	mA
I_5	Pin 5 source current	20	mA
P_{tot}	Power dissipation at $T_{case} \leq 90^\circ C$	15	W
T_J, T_{stg}	Junction and storage temperature	-40 to 150	$^\circ C$

BLOCK DIAGRAM



CONNECTION DIAGRAM



THERMAL DATA

$R_{th\ j-case}$	Thermal resistance junction-case	max	4	$^{\circ}C/W$
$R_{th\ j-amb}$	Thermal resistance junction-ambient	max	50	$^{\circ}C/W$

PIN FUNCTIONS

N ^o	NAME	FUNCTION
1	SUPPLY VOLTAGE	Unregulated voltage input. An internal regulator powers the internal logic.
2	FEEDBACK INPUT	The feedback terminal of the regulation loop. The output is connected directly to this terminal for 5.1V operation; it is connected via a divider for higher voltages.
3	FREQUENCY COMPENSATION	A series RC network connected between this terminal and ground determines the regulation loop gain characteristics.
4	GROUND	Common ground terminal.
5	OSCILLATOR	A parallel RC network connected to this terminal determines the switching frequency.
6	SOFT START	Soft start time constant. A capacitor is connected between this terminal and ground to define the soft start time constant. This capacitor also determines the average short circuit output current.
7	OUTPUT	Regulator output.

ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $T_j = 25^\circ\text{C}$, $V_i = 35\text{V}$, unless otherwise specified)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
-----------	-----------------	------	------	------	------

DYNAMIC CHARACTERISTICS

V_o	Output voltage range	$V_i = 46\text{V}$	$I_o = 1\text{A}$	V_{ref}		40	V
V_i	Input voltage range	$V_o = V_{ref}$ to 36V	$I_o = 2.5\text{A}$	9		46	V
ΔV_o	Line regulation	$V_i = 10\text{V}$ to 40V	$V_o = V_{ref}$ $I_o = 1\text{A}$		15	50	mV
ΔV_o	Load regulation	$V_o = V_{ref}$	$I_o = 0.5\text{A}$ to 2A		10	30	mV
V_{ref}	Internal reference voltage (pin 2)	$V_i = 9\text{V}$ to 46V	$I_o = 1\text{A}$	5	5.1	5.2	V
$\frac{\Delta V_{ref}}{\Delta T}$	Average temperature coefficient of refer. voltage	$T_j = 0^\circ\text{C}$ to 125°C	$I_o = 1\text{A}$		0.4		mV/ $^\circ\text{C}$
V_d	Dropout voltage	$I_o = 2\text{A}$			1.4	3	V
I_{om}	Maximum operating load current	$V_i = 9\text{V}$ to 46V $V_o = V_{ref}$ to 36V		2.5			A
I_{7L}	Current limiting threshold (pin 7)	$V_i = 9\text{V}$ to 46V $V_o = V_{ref}$ to 36V		3		4.5	A
I_{SIt}	Input average current	$V_i = 46\text{V}$; output short-circuit			30	60	mA
η	Efficiency	$f = 100\text{KHz}$ $I_o = 2\text{A}$	$V_o = V_{ref}$		75		%
			$V_o = 12\text{V}$		85		%
SVR	Supply voltage ripple rejection	$\Delta V_i = 2V_{rms}$ $f_{ripple} = 100\text{Hz}$ $V_o = V_{ref}$	$I_o = 1\text{A}$	50	56		dB
f	Switching frequency			85	100	115	KHz
$\frac{\Delta f}{\Delta V_i}$	Voltage stability of switching frequency	$V_i = 9\text{V}$ to 46V			0.5		%
$\frac{\Delta f}{\Delta T_j}$	Temperature stability of switching frequency	$T_j = 0^\circ\text{C}$ to 125°C			1		%
f_{max}	Maximum operating switching frequency	$V_o = V_{ref}$	$I_o = 2\text{A}$	120	150		KHz
T_{sd}	Thermal shutdown junction temperature				150		$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS (continued)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
-----------	-----------------	------	------	------	------

DC CHARACTERISTICS

I_{1Q}	Quiescent drain current	100% duty cycle pins 5 and 7 open	$V_1 = 46V$		30	40	mA
		0% duty cycle			15	20	mA
$-I_{7L}$	Output leakage current	0% duty cycle					1

SOFT START

I_{6SO}	Source current		100	130	150	μA
I_{6SI}	Sink current		50	70	120	μA

ERROR AMPLIFIER

V_{3H}	High level output voltage	$V_2 = 4.7V$	$I_3 = 100\mu A$	3.5			V
V_{3L}	Low level output voltage	$V_2 = 5.3V$	$I_3 = 100\mu A$			0.5	V
I_{3SI}	Sink output current	$V_2 = 5.3V$		100	150		μA
$-I_{3SO}$	Source output current	$V_2 = 4.7V$		100	150		μA
I_2	Input bias current	$V_2 = 5.2V$			2	10	μA
G_v	DC open loop gain	$V_3 = 1V$ to $3V$		46	55		dB

OSCILLATOR

$-I_5$	Oscillator source current		5				mA
--------	---------------------------	--	---	--	--	--	----

CIRCUIT OPERATION (refer to the block diagram)

The L4960 is a monolithic stepdown switching regulator providing output voltages from 5.1V to 40V and delivering 2.5A.

The regulation loop consists of a sawtooth oscillator, error amplifier, comparator and the output stage. An error signal is produced by comparing the output voltage with a precise 5.1V on-chip reference (zener zap trimmed to $\pm 2\%$).

This error signal is then compared with the sawtooth signal to generate the fixed frequency pulse width modulated pulses which drive the output stage.

The gain and frequency stability of the loop can be adjusted by an external RC network connected to pin 3. Closing the loop directly gives an output voltage of 5.1V. Higher voltages are obtained by inserting a voltage divider.

Output overcurrents at switch on are prevented by the soft start function. The error amplifier output is initially clamped by the external capacitor C_{SS} and allowed to rise, linearly, as this capacitor is charged by a constant current source. Output overload protection is provided in the form of a current limiter. The load current is sensed by an internal metal resistor connected to a comparator. When the load current exceeds a preset threshold this comparator sets a flip flop which disables the output stage and discharges the soft start capacitor. A second comparator resets the flip flop when the voltage across the soft start capacitor has fallen to 0.4V.

The output stage is thus re-enabled and the output voltage rises under control of the soft start network. If the overload condition is still present the limiter will trigger again when the threshold current is reached. The average short circuit current is limited to a safe value by the dead time introduced by the soft start network. The thermal overload circuit disables circuit operation when the junction temperature reaches about 150°C and has hysteresis to prevent unstable conditions.

The thermal overload circuit disables circuit operation when the junction temperature reaches about 150°C and has hysteresis to prevent unstable conditions.

Fig. 1 - Soft start waveforms




Fig. 2 - Current limiter waveforms





Fig. 3 - Test and application circuit



C6, C7: EKR (ROE)
 L1 = 150μH at 5A (COGEMA 946042)
 CORE TYPE: MAGNETICS 58206-A2 MPP
 N° TURNS 45, WIRE GAUGE: 0.8mm (20 AWG)

Fig. 4 - Quiescent drain current vs. supply voltage (0% duty cycle)




Fig. 5 - Quiescent drain current vs. supply voltage (100% duty cycle)




Fig. 6 - Quiescent drain current vs. junction temperature (0% duty cycle)




Fig. 7 - Quiescent drain current vs. junction temperature (100% duty cycle)




Fig. 8 - Reference voltage (pin 2) vs. V_i




Fig. 9 - Reference voltage vs. junction temperature (pin 2)




Fig. 10 - Open loop frequency and phase response of error amplifier




Fig. 11 - Switching frequency vs. input voltage




Fig. 12 - Switching frequency vs. junction temperature




Fig. 13 - Switching frequency vs. R2 (see test circuit)




Fig. 14 - Line transient response




Fig. 15 - Load transient response




Fig. 16 - Supply voltage ripple rejection vs. frequency




Fig. 17 - Dropout voltage between pin 1 and pin 7 vs. current at pin 7




Fig. 18 - Dropout voltage between pin 1 and pin 7 vs. junction temperature




Fig. 19 - Power dissipation derating curve




Fig. 20 - Efficiency vs. output current




Fig. 21 - Efficiency vs. output current




Fig. 22 - Efficiency vs. output current






Fig. 23 - Efficiency vs. output voltage




APPLICATION INFORMATION

Fig. 24 - Typical application circuit



- C₁, C₆, C₇: EKR (ROE)
- D₁: BYW80 OR 5A SCHOTTKY DIODE
- SUGGESTED INDUCTOR: L₁ = 150µH at 5A
- CORE TYPE: MAGNETICS 58206 - A2 - MPP
- N° TURNS: 45, WIRE GAUGE: 0.8mm (20 AWG), COGEMA 946042
- U15/GUP15: N° TURNS: 60, WIRE GAUGE: 0.8mm (20 AWG), AIR GAP: 1mm, COGEMA 969051.

Fig. 25 - P.C. board and component layout of the Fig. 24 (1 : 1 scale)



Resistor values for standard output voltages		
V _o	R3	R4
12V	4.7KΩ	6.2KΩ
15V	4.7KΩ	9.1KΩ
18V	4.7KΩ	12KΩ
24V	4.7KΩ	18KΩ

APPLICATION INFORMATION (continued)

Fig. 26 - A minimal 5.1V fixed regulator; Very few component are required






Fig. 27 - Programmable power supply



APPLICATION INFORMATION (continued)


Fig. 28 - Microcomputer supply with + 5.1V, -5V, +12V and -12V outputs



* RYW80


APPLICATION INFORMATION (continued)

Fig. 29 - DC-DC converter 5.1V/4A, ± 12V/2.5A; a suggestion how to synchronize a negative output




- L1, L3 = COGEMA 946042 (969051)
- L2 = COGEMA 946044 (946045)
- D₁, D₂, D₃ = BYW80

Fig. 30 - In multiple supplies several L4960s can be synchronized as shown



APPLICATION INFORMATION (continued)

Fig. 31 - Regulator for distributed supplies




MOUNTING INSTRUCTION

The power dissipated in the circuit must be removed by adding an external heatsink. Thanks to the Heptawatt package attaching the heatsink is very simple, a screw or a compression pring (clip) being sufficient. Between the heatsink

and the package it is better to insert a layer of silicon grease, to optimize the thermal contact, no electrical isolation is needed between the two surfaces.

Fig. 32 - Mounting example




1.5A POWER SWITCHING REGULATOR

PRELIMINARY DATA

- 1.5A OUTPUT CURRENT
- 5.1V TO 40V OUTPUT VOLTAGE RANGE
- PRECISE ($\pm 2\%$) ON-CHIP REFERENCE
- HIGH SWITCHING FREQUENCY
- VERY HIGH EFFICIENCY (UP TO 90%)
- VERY FEW EXTERNAL COMPONENTS
- SOFT-START
- INTERNAL LIMITING CURRENT
- THERMAL SHUTDOWN

plastic package and Heptawatt package and requires very few external components.

Efficient operation at switching frequencies up to 150KHz allows a reduction in the size and cost of external filter components.


Powerdip

(12 + 2 + 2)

Heptawatt
ORDERING NUMBER :

L4962 (12 + 2 + 2 Powerdip)

L4962E (Heptawatt)

L4962EH (Horizontal Heptawatt)

The L4962 is a monolithic power switching regulator delivering 1.5A at a voltage variable from 5V to 40V in step down configuration.


Features of device include current limiting, soft start, thermal protection and 0 to 100% duty cycle for continuous operating mode.

The L4962 is mounted in a 16-lead Powerdip

ABSOLUTE MAXIMUM RATINGS

V_7	Input voltage	50	V
$V_7 - V_2$	Input to output voltage difference	50	V
V_2	Negative output DC voltage	-1	V
	Output peak voltage at $t = 0.1\mu s, f = 100KHz$	-5	V
V_{11}, V_{15}	Voltage at pin 11, 15	5.5	V
V_{10}	Voltage at pin 10	7	V
I_{11}	Pin 11 sink current	1	mA
I_{14}	Pin 14 source current	20	mA
P_{tot}	Power dissipation at $T_{plns} \leq 90^\circ C$ (Powerdip)	4.3	W
	$T_{case} \leq 90^\circ C$ (Heptawatt)	15	W
T_j, T_{stg}	Junction and storage temperature	-40 to 150	$^\circ C$



BLOCK DIAGRAM



Pin X = Powerdip
 Pin (X) = Heptawatt

CONNECTION DIAGRAMS

(Top view)



THERMAL DATA

			Heptawatt	Powerdip
$R_{th\ j-case}$	Thermal resistance junction-case	max	4°C/W	—
$R_{th\ j-pins}$	Thermal resistance junction-pins	max	—	14°C/W
$R_{th\ j-amb}$	Thermal resistance junction-ambient	max	50°C/W	80°C/W*

* Obtained with the GND pins soldered to printed circuit with minimized copper area.

PIN FUNCTIONS

HEPTAWATT	POWERDIP	NAME	FUNCTION
1	7	SUPPLY VOLTAGE	Unregulated voltage input. An internal regulator powers the internal logic.
2	10	FEEDBACK INPUT	The feedback terminal of the regulation loop. The output is connected directly to this terminal for 5.1V operation; it is connected via a divider for higher voltages.
3	11	FREQUENCY COMPENSATION	A series RC network connected between this terminal and ground determines the regulation loop gain characteristics.
4	4, 5, 12, 13	GROUND	Common ground terminal.
5	14	OSCILLATOR	A parallel RC network connected to this terminal determines the switching frequency. This pin must be connected to pin 7 input when the internal oscillator is used.
6	15	SOFT START	Soft start time constant. A capacitor is connected between this terminal and ground to define the soft start time constant. The capacitor also determines the average short circuit output current.
7	2	OUTPUT	Regulator output.
	1, 3, 6, 8, 9, 16		N.C.

ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $T_j = 25^\circ\text{C}$, $V_I = 35\text{V}$, unless otherwise specified)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
-----------	-----------------	------	------	------	------

DYNAMIC CHARACTERISTICS

V_o	Output voltage range	$V_I = 46\text{V}$	$I_o = 1\text{A}$	V_{ref}	40	V		
V_I	Input voltage range	$V_o = V_{ref}$ to 36V	$I_o = 1.5\text{A}$	9	46	V		
ΔV_o	Line regulation	$V_I = 10\text{V}$ to 40V	$V_o = V_{ref}$ $I_o = 1\text{A}$		15	50	mV	
ΔV_o	Load regulation	$V_o = V_{ref}$	$I_o = 0.5\text{A}$ to 1.5A		8	20	mV	
V_{ref}	Internal reference voltage (pin 10)	$V_I = 9\text{V}$ to 46V	$I_o = 1\text{A}$	5	5.1	5.2	V	
$\frac{\Delta V_{ref}}{\Delta T}$	Average temperature coefficient of refer. voltage	$T_j = 0^\circ\text{C}$ to 125°C	$I_o = 1\text{A}$		0.4		mV/ $^\circ\text{C}$	
V_d	Dropout voltage	$I_o = 1.5\text{A}$			1.5	2	V	
I_{om}	Maximum operating load current	$V_I = 9\text{V}$ to 46V	$V_o = V_{ref}$ to 36V		1.5		A	
I_{2L}	Current limiting threshold (pin 2)	$V_I = 9\text{V}$ to 46V	$V_o = V_{ref}$ to 36V		2	3.3	A	
I_{SH}	Input average current	$V_I = 46\text{V}$; output short-circuit			15	30	mA	
η	Efficiency	$f = 100\text{KHz}$ $I_o = 1\text{A}$	$V_o = V_{ref}$		70		%	
			$V_o = 12\text{V}$		80		%	
SVR	Supply voltage ripple rejection	$\Delta V_I = 2V_{rms}$ $f_{ripple} = 100\text{Hz}$ $V_o = V_{ref}$	$I_o = 1\text{A}$		50	56	dB	
f	Switching frequency				85	100	115	KHz
$\frac{\Delta f}{\Delta V_I}$	Voltage stability of switching frequency	$V_I = 9\text{V}$ to 46V			0.5		%	
$\frac{\Delta f}{\Delta T_j}$	Temperature stability of switching frequency	$T_j = 0^\circ\text{C}$ to 125°C			1		%	
f_{max}	Maximum operating switching frequency	$V_o = V_{ref}$	$I_o = 1\text{A}$		120	150	KHz	
T_{sd}	Thermal shutdown junction temperature				150		$^\circ\text{C}$	

ELECTRICAL CHARACTERISTICS (continued)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
-----------	-----------------	------	------	------	------

DC CHARACTERISTICS

I_{7Q}	Quiescent drain current	100% duty cycle pins 2 and 14 open	$V_I = 46V$		30	40	mA
		0% duty cycle			15	20	mA
$-I_{2L}$	Output leakage current	0% duty cycle					1

SOFT START

I_{15SO}	Source current		100	130	160	μA
I_{15SI}	Sink current		50	70	120	μA

ERROR AMPLIFIER

V_{11H}	High level output voltage	$V_{10} = 4.7V$	$I_{11} = 100\mu A$	3.5			V
V_{11L}	Low level output voltage	$V_{10} = 5.3V$	$I_{11} = 100\mu A$			0.5	V
I_{11SI}	Sink output current	$V_{10} = 5.3V$		100	150		μA
$-I_{11SO}$	Source output current	$V_{10} = 4.7V$		100	150		μA
I_{10}	Input bias current	$V_{10} = 5.2V$			2	10	μA
G_V	DC open loop gain	$V_{11} = 1V$ to $3V$		46	55		dB

OSCILLATOR

$-I_{14}$	Oscillator source current		5				mA
-----------	---------------------------	--	---	--	--	--	----

CIRCUIT OPERATION (refer to the block diagram)

The L4962 is a monolithic stepdown switching regulator providing output voltages from 5.1V to 40V and delivering 1.5A.

The regulation loop consists of a sawtooth oscillator, error amplifier, comparator and the output stage. An error signal is produced by comparing the output voltage with a precise 5.1V on-chip reference (zener zap trimmed to $\pm 2\%$).

This error signal is then compared with the sawtooth signal to generate the fixed frequency pulse width modulated pulses which drive the output stage.

The gain and frequency stability of the loop can be adjusted by an external RC network connected to pin 11. Closing the loop directly gives an output voltage of 5.1V. Higher voltages are obtained by inserting a voltage divider.

Output overcurrents at switch on are prevented by the soft start function. The error amplifier output is initially clamped by the external capacitor C_{SS} and allowed to rise, linearly, as this capacitor is charged by a constant current source.

Output overload protection is provided in the form of a current limiter. The load current is sensed by an internal metal resistor connected to a comparator. When the load current exceeds a preset threshold this comparator sets a flip flop which disables the output stage and discharges the soft start capacitor. A second comparator resets the flip flop when the voltage across the soft start capacitor has fallen to 0.4V.

The output stage is thus re-enabled and the output voltage rises under control of the soft start network. If the overload condition is still present the limiter will trigger again when the threshold current is reached. The average short circuit current is limited to a safe value by the dead time introduced by the soft start network. The thermal overload circuit disables circuit operation when the junction temperature reaches about 150°C and has hysteresis to prevent unstable conditions.

Fig. 1 - Soft start waveforms




Fig. 2 - Current limiter waveforms





Fig. 3 - Test and application circuit (Powerdip)



- 1) D₁: BYW98 or 3A Schottky diode, 45V of VRRM;
- 2) L₁: CORE TYPE - MAGNETICS 58120 - A2 MPP
N° TURNS 45, WIRE GAUGE: 0.8mm (20 AWG)
- 3) C₆, C₇: ROE, EKR 220μF 40V

Fig. 4 - Quiescent drain current vs. supply voltage (0% duty cycle)




Fig. 5 - Quiescent drain current vs. supply voltage (100% duty cycle)




Fig. 6 - Quiescent drain current vs. junction temperature (0% duty cycle)




Fig. 7 - Quiescent drain current vs. junction temperature (100% duty cycle)




Fig. 8 - Reference voltage (pin 10) vs. V_1 rdip) vs. V_1




Fig. 9 - Reference voltage (pin 10) vs. junction temperature




Fig. 10 - Open loop frequency and phase response of error amplifier




Fig. 11 - Switching frequency vs. input voltage




Fig. 12 - Switching frequency vs. junction temperature




Fig. 13 - Switching frequency vs. R2 (see test circuit)




Fig. 14 - Line transient response




Fig. 15 - Load transient response




Fig. 16 - Supply voltage ripple rejection vs. frequency




Fig. 17 - Dropout voltage between pin 7 and pin 2 vs. current at pin 2




Fig. 18 - Dropout voltage between pin 7 and 2 vs. junction temperature




Fig. 19 - Efficiency vs. output current




Fig. 20 - Efficiency vs. output current




Fig. 21 - Efficiency vs. output current




Fig. 22 - Efficiency vs. output voltage




Fig. 23 - Efficiency vs. output voltage






Fig. 24 - Maximum allowable power dissipation vs. ambient temperature (PowerDip)



APPLICATION INFORMATION

Fig. 25 - Typical application circuit




C₁, C₆, C₇: EKR (ROE)

D₁: BYW98 OR VISK340 (SCHOTTKY)

SUGGESTED INDUCTORS (L₁): MAGNETICS 58120 - A2MPP - 45 TURNS - WIRE GAUGE 0.8mm (20AWG) - COGEMA 946043

OR U15, GUP15, 60 TURNS 1mm, AIR GAP 0.8mm (20AWG) - COGEMA 969051

Fig. 26 - P.C. board and component layout of the circuit of Fig. 25 (1 : 1 scale)




Resistor values for standard output 7 voltages

V _o	R3	R4
12V	4.7KΩ	6.2KΩ
15V	4.7KΩ	9.1KΩ
18V	4.7KΩ	12KΩ
24V	4.7KΩ	18KΩ

CS-0241


APPLICATION INFORMATION (continued)

Fig. 27 - A minimal 5.1V fixed regulator; very few components are required



- * COGEMA 946043 (TOROID CORE)
969051 (U15 CORE)
- ** EKR (ROE)

Fig. 28 - Programmable power supply



$V_o = 5.1V$ to $15V$
 $I_o = 1.5A$ max
 Load regulation (0.5A to 1.5A) = 10mV ($V_o = 5.1V$)
 Line regulation ($220V \pm 15\%$ and to $I_o = 1A$) = 15mV ($V_o = 5.1V$)

APPLICATION INFORMATION (continued)

Fig. 29 - DC-DC converter 5.1V/4A, ± 12V/1A. A suggestion how to synchronize a negative output




Fig. 30 - In multiple supplies several L4962s can be synchronized as shown





Fig. 31 - Preregulator for distributed supplies



MOUNTING INSTRUCTION

The $R_{thj-amb}$ of the L4962 can be reduced by soldering the GND pins to a suitable copper area of the printed circuit board (Fig. 32).

The diagram of figure 33 shows the $R_{thj-amb}$ as a function of the side "l" of two equal square copper areas having the thickness of 35μ (1.4

mils). During soldering the pins temperature must not exceed $260^{\circ}C$ and the soldering time must not be longer than 12 seconds.

The external heatsink or printed circuit copper area must be connected to electrical ground.

Fig. 32 - Example of P.C. board copper area which is used as heatsink





Fig. 33 - Maximum dissippable power and junction to ambient thermal resistance vs. side "l"




1.5A SWITCHING REGULATOR

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual". (Order Code AMLISVOREST/1)

- 1.5A OUTPUT LOAD CURRENT
- 5.1 TO 36V OUTPUT VOLTAGE RANGE
- DISCONTINUOUS VARIABLE FREQUENCY MODE
- PRECISE (+/-2%) ON CHIP REFERENCE
- VERY HIGH EFFICIENCY
- VERY FEW EXTERNAL COMPONENTS
- NO FREQ. COMPENSATION REQUIRED
- RESET AND POWER FAIL OUTPUT FOR MICROPROCESSOR
- INTERNAL CURRENT LIMITING
- THERMAL SHUTDOWN


DESCRIPTION

The L4963 is a monolithic power switching regulator delivering 1.5A at 5.1V. The output voltage is adjustable from 5.1V to 36V, working in discontinuous variable frequency mode. Features of the device include remote inhibit, internal current limiting and thermal protection, reset and power fail outputs for microprocessor.



The L4963 is mounted in a 12+3+3 lead Powerdip (L4963) and SO20 large (L4963D) plastic packages and requires very few external components.

BLOCK DIAGRAM



HIGH CURRENT SWITCHING REGULATOR

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual". (Order Code AMLISVOREST/1)

- 4 A OUTPUT CURRENT
- 5.1 V TO 28 V OUTPUT VOLTAGE RANGE
- 0 TO 100 % DUTY CYCLE RANGE
- PRECISE ($\pm 3\%$) ON-CHIP REFERENCE
- SWITCHING FREQUENCY UP TO 120 KHZ
- VERY HIGH EFFICIENCY (UP TO 90 %)
- VERY FEW EXTERNAL COMPONENTS
- SOFT START
- RESET OUTPUT
- CURRENT LIMITING
- INPUT FOR REMOTE INHIBIT AND SYNCHRONOUS PWM
- THERMAL SHUTDOWN

output for microprocessors and a PWM comparator input for synchronization in multichip configurations.


The L4964 is mounted in a 15-lead Multiwatt® plastic power package and requires very few external components.

Efficient operation at switching frequencies up to 120 KHz allows a reduction in the size and cost of external filter components.


DESCRIPTION

The L4964 is a stepdown power switching regulator delivering 4 A at a voltage variable from 5.1 V to 28 V.

Features of the device include overload protection, soft start, remote inhibit, thermal protection, a reset



BLOCK DIAGRAM




10A SWITCHING REGULATOR

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual". (Order Code AMLISVOREST/1)

- 10A OUTPUT CURRENT
- 5.1V TO 40V OUTPUT VOLTAGE RANGE
- 0 TO 90% DUTY CYCLE RANGE
- INTERNAL FEED-FORWARD LINE REGULATION
- INTERNAL CURRENT LIMITING
- PRECISE 5.1V \pm 2% ON CHIP REFERENCE
- RESET AND POWER FAIL FUNCTIONS
- SOFT START
- INPUT/OUTPUT SYNC PIN
- UNDER VOLTAGE LOCK OUT WITH HYSTERETIC TURN-ON
- PWM LATCH FOR SINGLE PULSE PER PERIOD
- VERY HIGH EFFICIENCY
- SWITCHING FREQUENCY UP TO 500KHz
- THERMAL SHUTDOWN
- CONTINUOUS MODE OPERATION

MULTIPOWER BCD TECHNOLOGY




Multiwatt15V
ORDERING NUMBER: L4970A

Realized with BCD mixed technology, the device uses a DMOS output transistor to obtain very high efficiency and very fast switching times. Features of the L4970A include reset and power fail for microprocessors, feed forward line regulation, soft start, limiting current and thermal protection. The device is mounted in a 15-lead multi-watt plastic power package and requires few external components. Efficient operation at switching frequencies up to 500KHz allows reduction in the size and cost of external filter components.

DESCRIPTION

The L4970A is a stepdown monolithic power switching regulator delivering 10A at a voltage variable from 5.1 to 40V.

BLOCK DIAGRAM




2A SWITCHING REGULATOR


For complete specification refer to " Linear & Switching Voltage Regulators Appl. Manual ". (Order Code AMLISVOREST/1)

- 2A OUTPUT CURRENT
- 5.1V TO 40V OUTPUT VOLTAGE RANGE
- 0 TO 90% DUTY CYCLE RANGE
- INTERNAL FEED-FORWARD LINE REG.
- INTERNAL CURRENT LIMITING
- PRECISE 5.1V ± 2% ON CHIP REFERENCE
- RESET AND POWER FAIL FUNCTIONS
- INPUT/OUTPUT SYNC PIN
- UNDER VOLTAGE LOCK OUT WITH HYS-TERETIC TURN-ON
- PWM LATCH FOR SINGLE PULSE PER PERIOD
- VERY HIGH EFFICIENCY
- SWITCHING FREQUENCY UP TO 200KHZ
- THERMAL SHUTDOWN
- CONTINUOUS MODE OPERATION

MULTIPOWER BCD TECHNOLOGY



POWERDIP
(16 + 2 + 2)



SO20

ORDERING NUMBERS : L4972A (Powerdip)
L4972AD (SO20)


DESCRIPTION

The L4972A is a stepdown monolithic power switching regulator delivering 2A at a voltage variable from 5.1 to 40V.

Realized with BCD mixed technology, the device uses a DMOS output transistor to obtain very high efficiency and very fast switching times. Features of

the L4972A include reset and power fail for micro-processors, feed forward line regulation, soft start, limiting current and thermal protection. The device is mounted in a Powerdip 16 + 2 + 2 and SO20 large plastic packages and requires few external components. Efficient operation at switching frequencies up to 200KHz allows reduction in the size and cost of external filter component.

BLOCK DIAGRAM




3.5A SWITCHING REGULATOR

For complete specification refer to " Linear & Switching Voltage Regulators Appl. Manual ". (Order Code AMLISVOREST/1)

- 3.5A OUTPUT CURRENT
- 5.1V TO 40V OUTPUT VOLTAGE RANGE
- 0 TO 90% DUTY CYCLE RANGE
- INTERNAL FEED-FORWARD LINE REG.
- INTERNAL CURRENT LIMITING
- PRECISE 5.1V ± 2% ON CHIP REFERENCE
- RESET AND POWER FAIL FUNCTIONS
- INPUT/OUTPUT SYNC PIN
- UNDER VOLTAGE LOCK OUT WITH HYS-TERETIC TURN-ON
- PWM LATCH FOR SINGLE PULSE PER PERIOD
- VERY HIGH EFFICIENCY
- SWITCHING FREQUENCY UP TO 200KHz
- THERMAL SHUTDOWN
- CONTINUOUS MODE OPERATION

MULTIPOWER BCD TECHNOLOGY



POWERDIP (16 + 2 + 2)

ORDERING NUMBER : L4974A


DESCRIPTION

The L4974A is a stepdown monolithic power switching regulator delivering 3.5A at a voltage variable from 5.1 to 40V.

Realized with BCD mixed technology, the device uses a DMOS output transistor to obtain very high efficiency and very fast switching times. Features of

the L4974A include reset and power fail for micro-processors, feed forward line regulation, soft start, limiting current and thermal protection. The device is mounted in a Powerdip 16 + 2 + 2 plastic package and requires few external components. Efficient operation at switching frequencies up to 200KHz allows reduction in the size and cost of external filter component.

BLOCK DIAGRAM




5A SWITCHING REGULATOR

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual". (Order Code AMLISVOREST/1)

- 5A OUTPUT CURRENT
- 5.1V TO 40V OUTPUT VOLTAGE RANGE
- 0 TO 90% DUTY CYCLE RANGE
- INTERNAL FEED-FORWARD LINE REGULATION
- INTERNAL CURRENT LIMITING
- PRECISE 5.1V ± 2% ON CHIP REFERENCE
- RESET AND POWER FAIL FUNCTIONS
- SOFT START
- INPUT/OUTPUT SYNC PIN
- UNDER VOLTAGE LOCK OUT WITH HYS-TERETIC TURN-ON
- PWM LATCH FOR SINGLE PULSE PER PERIOD
- VERY HIGH EFFICIENCY
- SWITCHING FREQUENCY UP TO 500KHZ
- THERMAL SHUTDOWN
- CONTINUOUS MODE OPERATION

MULTIPOWER BCD TECHNOLOGY




Multiwatt15V
ORDERING NUMBER: L4975A

Realized with BCD mixed technology, the device uses a DMOS output transistor to obtain very high efficiency and very fast switching times. Features of the L4975A include reset and power fail for microprocessors, feed forward line regulation, soft start, limiting current and thermal protection. The device is mounted in a 15-lead multiwatt plastic power package and requires few external components. Efficient operation at switching frequencies up to 500KHz allows reduction in the size and cost of external filter components.

DESCRIPTION

The L4975A is a stepdown monolithic power switching regulator delivering 5A at a voltage variable from 5.1 to 40V.

BLOCK DIAGRAM




7A SWITCHING REGULATOR

For complete specification refer to " Linear & Switching Voltage Regulators Appl. Manual ". (Order Code AMLISVOREST/1)

- 7A OUTPUT CURRENT
- 5.1V TO 40V OUTPUT VOLTAGE RANGE
- 0 TO 90% DUTY CYCLE RANGE
- INTERNAL FEED-FORWARD LINE REGULATION
- INTERNAL CURRENT LIMITING
- PRECISE 5.1V ± 2% ON CHIP REFERENCE
- RESET AND POWER FAIL FUNCTIONS
- SOFT START
- INPUT/OUTPUT SYNC PIN
- UNDER VOLTAGE LOCK OUT WITH HYS-TERETIC TURN-ON
- PWM LATCH FOR SINGLE PULSE PER PERIOD
- VERY HIGH EFFICIENCY
- SWITCHING FREQUENCY UP TO 500KHZ
- THERMAL SHUTDOWN
- CONTINUOUS MODE OPERATION

MULTIPOWER BCD TECHNOLOGY




Multiwatt15V
ORDERING NUMBER: L4977A

Realized with BCD mixed technology, the device uses a DMOS output transistor to obtain very high efficiency and very fast switching times. Features of the L4977A include reset and power fail for microprocessors, feed forward line regulation, soft start, limiting current and thermal protection. The device is mounted in a 15-lead multiwatt plastic power package and requires few external components. Efficient operation at switching frequencies up to 500KHz allows reduction in the size and cost of external filter components.

DESCRIPTION


The L4977A is a stepdown monolithic power switching regulator delivering 7A at a voltage variable from 5.1 to 40V.

BLOCK DIAGRAM



OCTAL LINE DRIVER
ADVANCE DATA


- OCTAL LINE DRIVER FOR:
 - EIA STD: RS232D; RS423A
 - CCIT: V.10; V.28
- NO EXTERNAL COMPONENTS
- VERY LONG TRANSMISSION LINE (5000ft)
- 50V EOS OUTPUT PROTECTION


DESCRIPTION


L5170 is an octal line driver unit in DIP28 and PLCC28 packages intended for use in the EIA std RS232D, RS423A and CCITT V.10 and V.28 applications.

With no external components L5170 is able to drive a line up to 5000ft assuming the line capacitance is 35pF per ft and the capacitance of the filter, connectors/protection components add up

to the total capacitance load. The drivers typically run in short circuit current mode whenever the cable attached is over 500ft.

BLOCK DIAGRAM


PIN CONNECTIONS (Top views)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	+15	V
V _{EE}	Supply Voltage	- 15	V
V _i	Input Voltage (Enable Data)	- 1.5 to 7	V
V _O	Output Voltage	±6	V
I _O	Output Current (**)	±150	mA
SR	Minimum Slew Resistor (***)	1.5	1KΩ
P _{tot}	Power Dissipation at T _{amb} = 70°C (PLCC28) (*) (DIP28) (*)	1.2 1.3	W W
T _{op}	Operating Free Air Temperature Range	0 to +70	°C
T _{stg}	Storage Temperature Range	-65 to 150	°C

Notes:

- (*) Mounted on board with minimized dissipating copper area.
- (**) Minimum Current per driver. Do not exceed maximum power dissipation if more than one input is on.
- (***) Minimum value of the resistor used to set the slew rate.

THERMAL DATA

Symbol	Description	PLCC28	DIP28	Unit
R _{thj-amb}	Thermal Resistance Junction-ambient (*)	Max. 67	62	°C/W

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 9$ to $11V$; $V_{EE} = -9$ to $-11V$ $T_{amb} = 0$ to $70^{\circ}C$, unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
V_{OH}	High Level Output Voltage	$V_{in} = 0.8V$ $R_L = \text{inf}$ $R_L = 3K\Omega$ $R_L = 450\Omega$ (see note 1)	5 5 4.5		6 6 6	V V V
V_{OL}	Low Level Output Voltage	$V_{in} = 2.4V$ $R_L = \text{inf}$ $R_L = 3K\Omega$ $R_L = 450\Omega$ (see note 1)	-6 -6 -6		-5 -5 -4.5	V V V
V_{OI}	Output Voltage Balance	$ V_{CC} = V_{EE} $; $R_L = 450\Omega$			0.4	V
V_{IH}	High Level Input Voltage		2			V
V_{IL}	Low Level Input Voltage				0.8	V
V_{IK}	Input Clamp Voltage	$I_{IN} = -15mA$	-1.5			V
I_{IH}	High Level Input Current	$V_{IN} = 2.4V$			40	μA
I_{IL}	Low Level Input Current	$V_{IN} = 0.4V$	-400			μA
I_{CC}	Positive Supply Current	$V_{IN} = 2.4V$; $R_S = 2K\Omega$; $R_L = 3K\Omega$ $C_L = 2.5nF$; (See note 2)			30	mA
I_{CC1}	Positive Supply Current	$V_{IN} = 0.4V$; $R_S = 2K\Omega$; $R_L = 3K\Omega$ $C_L = 2.5nF$; (See note 2)			40	mA
I_{EE}	Negative Supply Current	$V_{IN} = 2.4V$; $R_S = 2K\Omega$; $R_L = 3K\Omega$ $C_L = 2.5nF$; (See note 2)	-30			mA
I_{EE1}	Negative Supply Current	$V_{IN} = 0.4V$; $R_S = 2K\Omega$; $R_L = 3K\Omega$ $C_L = 2.5nF$; (See note 2)	-40			mA
I_{sh}	Output Short Circuit Current	$V_O = 0V$; $V_{IN} = 2.4V$; (see fig.1)	25		100	mA
I_{sl}	Output Short Circuit Current	$V_O = 0V$; $V_{IN} = 2.4V$; (see fig.1)	-100		-25	mA
I_{bal}	Output Current Balance	$I_{sh}/I_{sl} = I_{bal}$	0.625		1.6	mA/mA
I_x	Output Leakage Current	See fig.2,3 and note 3 $V_O = 6V$ $V_O = -6V$	-70		70	μA μA
t_r	Rise time (see note 4 and 5; see figure 4A)	$R_L = 450\Omega$; $C_L = 50pF$ $R_{slew} = 5.34K\Omega \pm 1\%$	2		2.7	μs
t_{rc1}		$R_L = 450\Omega$; $C_L = 0.01\mu F$ $R_{slew} = 10K\Omega \pm 1\%$			10	μs
t_{rc2}		$R_L = 450\Omega$; $C_L = 0.1\mu F$ $R_{slew} = 10K\Omega \pm 1\%$			50	μs
t_{rc3}		$R_L = 450\Omega$; $C_L = 2.5nF$ $R_{slew} = 2K\Omega \pm 1\%$	0.65		1.2	μs
t_{rc4}		$R_L = 450\Omega$; $C_L = 2.5nF$ $R_{slew} = 10K\Omega \pm 1\%$	3.25		6	μs
t_f		Fall time (see note 4 and 5; see figure 4A)	$R_L = 450\Omega$; $C_L = 50pF$ $R_{slew} = 5.34K\Omega \pm 1\%$	2		2.7
t_{fc1}	$R_L = 450\Omega$; $C_L = 0.01\mu F$ $R_{slew} = 10K\Omega \pm 1\%$				10	μs
t_{fc2}	$R_L = 450\Omega$; $C_L = 0.1\mu F$ $R_{slew} = 10K\Omega \pm 1\%$				50	μs
t_{fc3}	$R_L = 450\Omega$; $C_L = 2.5nF$ $R_{slew} = 2K\Omega \pm 1\%$		0.65		1.2	μs
t_{fc4}	$R_L = 450\Omega$; $C_L = 2.5nF$ $R_{slew} = 10K\Omega \pm 1\%$		3.25		6	μs

Note 1: The Output under load must not drop below 90% of the open circuit drive level.

Note 2: This represents the static condition only. Applications can see 130mA normal current draw for clock and data lines with up to 500mA transients when all lines are transitioning at the same time. Over 500ft of cable slew rate is governed by the drivers ability to sink current. The currents are roughly equivalent to the short circuit current.

AC ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
t_{lz}	Output Enable to Output (see figure 4B)	$R_L = 450\Omega$; $C_L = 50pF$ $R_{slew} = 10K\Omega$			5	μs
t_{nz}					5	μs
t_{zj}					150	μs
t_{zh}					150	μs
t_{pjh}	Propagation (see figure 4C)	$R_L = 450\Omega$; $C_L = 50pF$ $R_{slew} = 2K\Omega$	0.3		0.9	μs
t_{ph1}			0.3		0.9	μs

LINE TRANSIENT IMMUNITY (Considering the following cases: Powered ON, Powered OFF-Low impedance power supply and Powered OFF-High impedance supply).

ESD	Elettrostatic Discharge	Tested per MIL-STD-883 (see note 6)	2			KV
EOS	Electrical Overstress	Transient pulse both polarities for $100\mu s$ (see note 7)	50			V

Note 3: The output leakage is measured under the following conditions:

- a) The Driver tristated
- b) Power supply OFF, and the power pins shorted to Ground
- c) Power supply OFF. Impedances between power pins open and power pins shorted to Ground.

Note 4: The output waveform should not show any signs of oscillations under any load variation between $0.1V_{SS}$ and $0.9V_{SS}$. The oscillation allowed when $V_{SS} < 0.1V_{SS}$ and $V_{SS} > 0.9V_{SS}$ shall be 10% of V_{SS} .

Note 5: t_{rc1} thru t_{rc4} shall be within $\pm 20\%$ of t_{rc1} thru t_{rc4} respectively.

Note 6: All pins are required to withstand parameter.

Note 7: Output pins are required to withstand fig.5 without any degradation to the circuit.

TEST CIRCUIT




Figure 1: Output Leakage Test Circuit




Figure 2: Output Voltage Rise Time




Figure 3: EOS Requirements






Figure 4: Waveforms



OCTAL LINE RECEIVER

PRODUCT PREVIEW

- OCTAL LINE RECEIVER FOR:
 - EIA STD RS232D
 - RS423A
 - RS422A
 - CCIT V.10
 - V.11
 - V.28
 - X.26
- NO EXTERNAL COMPONENTS
- INPUT FAIL SAFING CAPABILITY
- HIGH CROSSTALK REJECTION
- L6180 DATA RATE < 100KBIT/S
- L6181 DATA RATE < 1MBIT/S
- 50V EOS OUTPUT PROTECTION




DESCRIPTION

L6180/1 is an octal line receiver in a plastic DIP or PLCC designed to meet a wide range of digital communications requirements as outlined in the EIA standards RS232A without additional components, as well as the low speed applications of RS422A.

The receiver meets the CCIT recommendations V.10, V.11, X.26 and V.28 low speed applications (below 100KBS).

A low pass filter on the input starts to roll off at a frequency of 100KHz.


BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	7	V
V _{DD}	Supply Voltage	13.5	V
V _{SS}	Logic Supply Voltage	-13.5	V
C _{RR}	Common Mode Range	±15	V
V _{ID}	Differential Input Voltage	±25	V
P _{tot}	Power Dissipation (PLCC 28)	800	mW
	Power Dissipation (DIP 28)	1200	mW
I _{OS}	Output Sink Current	50	mA
t	Output Short Circuit Time	1	sec
T _{op}	Operating Free Air Temperature Range	0 to 70	°C
T _{stg}	Storage Temperature Range	-65 to 150	°C
	ESD	2KV max ESD 50µJ	
	Input Transient Protection	50V min EOS 100µs	

PIN CONNECTIONS (Top views)



ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 5\%$; $V_{CM} = -7$ to $7V$; $T_{amb} = 0$ to $70^{\circ}C$;
 $V_{SS} = -9$ to $13.5V$; $V_{DD} = 9$ to $13.5V$; unless otherwise specified.)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
V_{IN}	Input Current	(See Fig.1 and note2) $V_{CC} = 0$ to $5.25V$; $V_{SS}, V_{DD} = 0$ to $13.5V$ $V_{IN} = -10$ to $10V$ $V_{IN} = -15$ to $15V$			± 3 ± 4.25	mA mA
R_I	Input Resistance	V_{IA} or $V_{IB} = 3$ to $15V$; (see fig.1) $R_I = \frac{[(V_{IA} \text{ or } V_{IN}) - V_{IOC}]}{I_{IN}}$	3		7	$K\Omega$
V_{FS}	Failsafe Output Voltage	$I_O = -440\mu A$ (See Fig.3)	2.7			V
V_{OH}	High Level Output Voltage	$V_{CC} = 4.75V$; $V_{ID} = -1V$; $I_{OH} = -440\mu A$	2.7			V
V_{OL}	Low Level Output Voltage	$V_{CC} = 5.25V$; $V_{ID} = -1V$; $I_{OL} = 2mA$			0.4	V
V_{IT2}	V_{IOH} Comparator Threshold Voltage	(See Fig.4)	1.8	2.2	2.6	V
I_{IH2}	High Operating Threshold Voltage	$V_{OL} = 0.4V$; $I_{OL} = 2mA$; (See Fig.4)	-25		-75	mV
I_{IH1}	Low Operating Threshold Voltage	$V_{OH} = 2.7V$; $I_O = -440\mu A$ (See Fig.4)	-125		-175	mV
V_H	Input Hysteresis Voltage	$ V_{TH2} - V_{TH1} $	50		150	mV
V_{IOC1}	Open Circuit Input Voltage	Measured in accordance with V.28 and RS-232D (see note 4 and 7)		0.6	2	V
V_{IOCH}	Open Circuit Input Voltage	Measured in presence of AC Input Signal (see note 7)	3.5	4	4.5	V
I_{OS}	Open Short Circuit Current	$V_{CC} = 5.25V$; $V_O = 0$; $V_{ID} = 1V$; (see note 5)	20		100	mA
V_{IBV}	Input for Balance Test	(see Figure 7 and note 11)			0.4	V
C_i	Input Capacitance				100	pF
V_{CC}	Supply Current	$V_{CC} = 4.75V$ to $5.25V$; (see note 6)			100	mA
V_{dd}	Supply Current	$V_{dd} = 9$ to $3.5V$; (see note 6)			30	mA
V_{SS}	Supply Current	$V_{SS} = -9$ to $13.5V$; (see note 6)			30	mA
I_{OS}	Open Short Circuit Current	$V_{CC} = 5.25V$; $V_O = 0$; $V_{ID} = 1V$; (see note 5)	20		100	mA
T_{plh}	Propagation Delay Low to High	$R_L = 390\Omega$; $C_L = 50pF$; $ V_{IN} = 1V$; (see fig 5 test Circuit Fig. 6)	0		1500	ns
T_{phi}	Propagation Delay Low to High	$R_L = 390\Omega$; $C_L = 50pF$; $ V_{IN} = 1V$; (see fig 5 test Circuit Fig. 6)	0		1500	ns
V_{IOCH}	Delay V_{IOCL} to V_{IOCH} Switching	(see note 7A)			5	ms
V_{IOCL}	Delay V_{IOCH} to V_{IOCL} Switching	(see note 7B)	200			ms
V_{ist}	$ T_{plh} - T_{phi} $	$R_L = 390\Omega$; $C_L = 50pF$; $ V_{IN} = 1V$; (see fig. 5; Test Circuit Fig. 6)	0		500	ns
T_{SKEW1}	Skew between rec's in PKg T_p (1) hl/1h - T_p (2) hl/1h	$R_L = 390\Omega$; $C_L = 50pF$; $ V_{IN} = 1V$; (see fig. 5; Test Circuit Fig. 6)	0		300	ns
f_A	Frequency Accepted (Receiver will Output)	$V_{IN} = 200mV_{pp}$; (see fig. 8 and note 7;	100			KHz

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 5\%$; $V_{CM} = -7$ to $7V$; $T_{amb} = 0$ to $70^\circ C$; $V_{SS} = -9$ to $13.5V$; $V_{DD} = 9$ to $13.5V$; unless otherwise specified.)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
f_R	Frequency Rejected (No Receiver Output)	$V_{IN} = 2V_{pp}$; (see fig. 8 and note 7)		5		MHz

Note:

- 1) The algebraic convention, where the less positive (more negative) is designed the minimum
- 2) With the voltage V_{IA} or (V_{IB}) ranging between $\pm 15V$, while V_{IB} or (V_{IA}) is open or grounded, the resultant input current I_{IA} or (I_{IB}) shall remain within the shaded region shown in the graph in Fig.1.
- 3) Either Point B' or Point A' is grounded in Figure 1
- 4) V_{ICc} measured from grounded to (+) input with (-) input grounded
 V_{ICc} measured from grounded to (+) input with (-) input grounded
- 5) Not more than one output should be shorted at a time and for less than 1 second
- 6) The sum of the product of the maximum supply currents and voltages cannot exceed themaximum power dissipation
- 7) A: The conditions for the input switching from V_{IOCL} to V_{IOCH} mode is: V_{id} in start bit "spacing condition" for less than $T_{pV_{IOCH}}$ (5ms).
B: The conditions for the input switching from V_{IOCH} to V_{IOCL} mode is: $V_{id} > W_{w2}$ for greater than $T_{pV_{IOCL}}$ (200ms)
- 8) An example of a frequency response plot meeting the rejection/acceptance requirements is provided in figure 8.

LINE TRANSIENT IMMUNITY (Considering the following cases; powered ON, Powered OFF-LOW impedance power supply and powered OFF-HIGH impedance supply)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
ESD	Static	tested per MIL-STD-883 (see note 9)	2			KV
EOS	Stress	transient pulse both polarities for $100\mu s$ (see note 9 and Fig. 2)	50			V

Note:

- 9) All pins are required to withstand this parameters.
- 10) Input pins are required to withstand fig.2 without any degradation to the circuit.
- 11) The balance test requirement can be met by use of a current limit circuit which reduces the input bias current I_b (see figure 7) for input voltages below a threshold voltage given by $(I_b \times 1K) - 400mV$.

Figure 1: Input Current Voltage Mesurements




Figure 2: EOS Requirements





Figure 3: Output Failsafing



The output assumes a logic "1" under the following conditions, (see figure 3)

- 1) Both inputs open
- 2) Both inputs shorted
- 3) Signal Opencircuit
 - 3a) Common grounded, signal open circuit
 - 3b) Common open, generator powered-on
 - 3c) Generator powered-down (see note 7)
 - 3d) Common open, generator powered-down
- 4a) Signal grounded, common open, generator powered-down
- 4b) Less than 250mVpp differential signal

Figure 4: Threshold voltage definition




Figure 5: Propagation Delay




Figure 6: AC Test Circuit





Figure 7: Receiver input Balance Measurement




INPUT BALANCE MEASUREMENT

The balance of the receiver input voltage-current characteristics and bias voltages shall be such that the receiver will remain in the intended binary state when a differential voltage V_i of 400mV is applied through $500\Omega \pm 1\%$ to each input terminal, as shown above, and V_{cm} is varied between -7 and +7V.

When the polarity of V_i is reversed, the opposite binary state shall be maintained under the same conditions. Maintain input balance with input B common with another receiver.

The voltage input (V_{IN}) rejection is checked at the center point between the High Operating Threshold (V_{th2}) and the Low Operating Threshold (V_{th1})


Figure 8: High Frequency Signal Rejection



VOICE COIL MOTOR DRIVER

ADVANCE DATA

- OUTPUT CURRENT UP TO 1A
- OPERATES AT LOW VOLTAGES WITH LOW COIL RESISTANCE OF THE MOTOR
- LARGE COMMON MODE AND DIFFERENTIAL MODE RANGE
- LOW INPUT OFFSET VOLTAGE
- THERMAL SHUT-DOWN
- ENABLE FUNCTION
- INTERNAL CLAMP DIODES





DESCRIPTION

The L6242 is a monolithic integrated circuit in SO-20 package intended for use as a dual power operational amplifier. It is particularly indicated for driving inductive loads as linear motor, and finds application in Hard Disc, Compact-Disc, etc. The two power operational amplifiers are controlled by a common enable input.

The high gain and output power capability provide superior performance whatever a power booster is required.

PIN CONNECTION AND BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _S	Supply Voltage	28	V
V _i	Input Voltage	V _S	V
V _i	Differential Input Voltage	±V _S	V
I _O	DC Output Current	1	A
I _P	Peak Output Current (non repetitive)	1.5	A
P _{tot}	Maximum Power Dissipation at T _{amb} = 85°C T _{case} = 75°C	1	W
		5	W
T _{stg} , T _J	Storage and Junction Temperature Range	-40 to 150	°C

ELECTRICAL CHARACTERISTICS (V_S = 12V, T_J = 25°C unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
V _S	Supply Voltage		4		28	V
I _S	Quiescent Drain Current	V _O = V _S /2		10	15	mA
I _b	Input Bias Current			0.2	1	µA
V _{OS}	Input Offset Voltage				15	mV
I _{OS}	Input Offset Current			10	50	nA
S _r	Slew Rate			1.5		V/µs
R _i	Input Resistance		500			KΩ
G _V	Open Loop Voltage Gain	f = 100Hz	70	80		dB
CMR	Common Mode Rejection	f = 100Hz	66	84		dB
SVR	Supply Voltage Rejection	f = 100Hz R _g = 10KΩ V _r = 0.5V		54		dB
V _{drop}	High Drop Voltage	I = 100mA		0.7		V
		I = 500mA		1	1.5	V
V _{drop}	Low Drop Voltage	I = 100mA		0.3		V
		I = 500mA		0.6	1	V
T _{sd}	Thermal Shutdown Junction Temperature			145		°C
R _p	Internal Pull-up Resistor of the Enable Input				50	KΩ
V _e	Enable Low Voltage	T _J = 130°C	-0.3		1.2	V
I _{eq}	Quiescent Drain Current	En = L		2	5	mA
T _d	Enable Delay				50	µs
I _{ol}	Output Leakage Current			10		µA

APPLICATION INFORMATIONS

Figure 1 shows the L6242 configured as a transconductance amplifier, in order to drive linear motors as Voice Coil (VCM). The L6242 provides the power section of the Transconductance Amplifier. The two OP AMP are configured one as inverting and the other as noninverting amplifier, with the same gain. Working in push-pull, they can be configured as a bridge. The motor current can be controlled by means of the sense resistor (typical 1Ω) in series with the motor. The current sense amplifier provides the feedback signal, which is summed to the driving signal at the node which is the inverting input of the Error Am-

plifier. R1 closes the control loop. R2 converts the input voltage signal, into a current signal.

The snubber network provides the system stability, always required by the application. The network is directly connected to the output pins of the IC, OUT1 and OUT2, and in parallel with the load. R4 and C2 could be of different values, depending on the p.c.b. configuration and on the motor characteristics.


The DC transfer function may be expressed as:

$$g_m = I_{out}/V_{in} = k \cdot (R1/R2)$$

$$\text{where } k = 1/(R_{sense} \cdot A_d)$$

and A_d = gain of the current sense amplifier.

Figure 1: Voice Coil Motor Control Circuit



OPTIMIZING LAYOUT

Optimizing a PC board layout involves to observe the following rules which in general can avoid application problems associated with ground loops and anomalous recirculation currents. The electrolytic capacitor for the power supply must be kept as close to the IC as possible. It is important that power grounds are close to each other on a wide enough. Copper side also, it is important to separate on the board the logic ground and the power ground in such a way that the ground traces for the logic signals and references do not

cross the ground traces for the power signals. Logic ground and power ground must meet at one point on the board (startpoint grounding) far enough away from where the power ground traces terminate to ground (sense resistors and recirculation diodes). This is to avoid anomalous interface with the logic signals. It is generally a good idea to connect a non inductive capacitor (typically 100nF) between the pins VS and GND. In other cases it may be necessary to also place a by-pass capacitor between the pins Vref and GND.


CURRENT CONTROLLER FOR STEPPING MOTORS

ADVANCE DATA


DESCRIPTION

The L6506/D is a linear integrated circuit designed to sense and control the current in stepping motors and similar devices. When used in conjunction with the L293, L298, L7150, L6114/L6115, the chip set forms a constant current drive for an inductive load and performs all the interface function from the control logic thru the power stage.


Two or more devices may be synchronized using the sync pin. In this mode of operation the oscillator in the master chip sets the operating frequency in all chips.



BLOCK DIAGRAM (pin's number referred to DIP-18)



PIN CONNECTIONS (top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	10	V
V _i	Input Signals	7	V
P _{tot}	Total Power Dissipation (T _{amb} = 70°C) for DIP18 for SO20	1 0.8	W W
T _j	Junction Temperature	150	°C
T _{stg}	Storage Temperature	-40 to 150	°C

THERMAL DATA

Symbol	Parameter	DIP18	SO20	Unit
R _{th j-amb}	Thermal Resistance Junction-ambient	Max. 80	100	°C/W

ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 V, T_{amb} = 25 °C ; unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage		4.5		7	V
I _{CC}	Quiescent Supply Current	V _{CC} = 7 V			25	mA

COMPARATOR SECTION

V _{IN}	Input Voltage Range	V _{sense} Inputs	- 0.3		3	V
V _{IO}	Input Offset Voltage	V _{IN} = 1.4 V			± 5.0	mV
I _{IO}	Input Offset Current				± 200	nA
I _{IB}	Input Bias Current				1	µA
	Response Time	V _{REF} = 1.4 V V _{SENS} = 0 to 5 V		0.8	1.5	µs

ELECTRICAL CHARACTERISTICS (Continued)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
--------	-----------	-----------------	------	------	------	------

COMPARATOR SECTION PERFORMANCE (over operating temperature range)

V _{IO}	Input Offset Voltage	V _{IN} = 1.4 V			± 20	mV
I _{IO}	Input Offset Current				± 500	nA

LOGIC SECTION(over operating temperature range) - (TTL compatible inputs & outputs)

V _{IH}	Input High Voltage		2.0		V _s	V
V _{IL}	Input Low Voltage				0.8	V
V _{OH}	Output High Voltage	V _{CC} = 4.75 V I _{OH} = 400 μA	2	3.5		V
V _{OL}	Output Low Voltage	V _{CC} = 4.75 V I _{OH} = 4.0 mA		0.25	0.4	V
I _{OH}	Output Source Current Outputs 1 - 4	V _{CC} = 4.75 V	2.75			mA

OSCILLATOR

f _{osc}	Frequency Range		5		70	KHz
V _{thL}	Lower Threshold Voltage			0.33 V _{CC}		V
V _{thH}	Higher Threshold Voltage			0.66 V _{CC}		V
R _i	Internal Discharge Resistor		0.7	1	1.3	KΩ

CIRCUIT OPERATION

The L6506 is intended for use with dual bridge drivers, such as the L298, quad darlington arrays, such as the L7150, quad DMOS array such as L6114-L6115, or discrete power transistors to drive stepper motors and other similar loads. The main function of the device is to sense and control the current in each of the load windings.

A common on-chip oscillator drives the dual chopper and sets the operating frequency for the pulse width modulated drive. The RC network on pin 1 sets the operating frequency which is given by the equation :

$$f = \frac{1}{0.69 RC} \text{ for } R > 10 K$$

The oscillator provides pulses to set the two flip-flops which in turn cause the outputs to activate the drive. When the current in the load winding reaches the programmed peak value, the voltage across the sense resistor (R_{sense}) is equal to V_{ref} and the corresponding comparator resets its flip-flop interrupting the drive current until the next oscillator pulse occurs. The peak current in each winding is programmed by selecting the value of the sense resis-

tor and V_{ref}. Since separate inputs are provided for each chopper, each of the loads may be programmed independently allowing the device to be used to implement microstepping of the motor. Lower threshold of L6506's oscillator is 1/3 V_{CC}. Upper threshold is 2/3 V_{CC} and internal discharge resistor is 1 KΩ ± 30 %.

Ground noise problems in multiple configurations can be avoided by synchronizing the oscillators. This may be done by connecting the sync pins of each of the devices with the oscillator output of the master device and connecting the R/C pin of the unused oscillators to ground.

The equations for the active time of the sync pulse (T₂), the inactive time of the sync signal (T₁) and the duty cycle can be found by looking at the figure 1 and are :

$$T_2 = 0.69 C_1 \frac{R_1 R_{IN}}{R_1 + R_{IN}} \tag{1}$$

$$T_1 = 0.69 R_1 C_1 \tag{2}$$

$$DC = \frac{T_2}{T_1 + T_2} \tag{3}$$


By substituting equations 1 and 2 into equation 3 and solving for the value of R1 the following equations for the external components can be derived :

$$R1 = \left(\frac{1}{DC} - 2 \right) R_{IN} \quad (4)$$

$$C1 = \frac{T1}{0.69 R1} \quad (5)$$

Looking at equation 1 it can easily be seen that the minimum pulse width of T2 will occur when the value of R1 is at its minimum and the value of R1 at its maximum. Therefore, when evaluating equation 4 the minimum value for R1 of 700Ω (1 KΩ – 30 %) should be used to guarantee the required pulse width.

Figure 1 : Oscillator Circuit and Waveforms.



APPLICATIONS INFORMATION

The circuits shown in figure 2 use the L6506 to implement constant current drives for stepper motors. Figure 2 shows the L6506 used with the L298 to drive a 2 phase bipolar motor. The peak current can be calculated using the equation :

$$I_{peak} = \frac{V_{ref}}{R_{sense}}$$

The circuit of Fig.2 can be used in applications requiring different peak and hold current values by modifying the reference voltage.


The L6506 may be used to implement either full step

or half step drives. In the case of 2 phase bipolar stepper motor applications, if a half step drive is used, the bridge requires an additional input to disable the power stage during the half step. If used in conjunction with the L298 the enable inputs may be used for this purpose.

For quad darlington array in 4 phase unipolar motor applications half step may be implemented using the 4 phase inputs.

The L6506 may also be used to implement micro-stepping of either bipolar or unipolar motors.

Figure 2 : Application Circuit Bipolar Stepper Motor Driver. (pin's number referred to DIP18)




POSITIVE VOLTAGE REGULATORS

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual". (Order Code AMLISVOREST/1)


- OUTPUT CURRENT UP TO 1.5A
- OUTPUT VOLTAGES OF 5; 5.2; 6; 8; 8.5; 9; 12; 15; 18; 20; 24V
- THERMAL OVERLOAD PROTECTION
- SHORT CIRCUIT PROTECTION
- OUTPUT TRANSISTOR SOA PROTECTION

DESCRIPTION

The L7800 series of three-terminal positive regulator is available in TO-220, ISOWATT220 and TO-3 packages and with several fixed output voltages making it useful in a wide range of applications. These regulators can provide local on-card regulation, eliminating the distribution problems associated with single point regulation. Each type employs internal current limiting, thermal shut-down and safe area protection, making it essentially indestructible. If adequate heat sinking is provided, they can deliver over 1A output current. Although designed primarily as fixed voltage regulators, these devices can be used with external components to obtain adjustable voltages and currents.



BLOCK DIAGRAM




PRECISION 1A REGULATORS

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual". (Order Code AMLISVOREST/1)


- OUTPUT CURRENT IN EXCESS OF 1A
- OUTPUT VOLTAGES OF 5; 6; 8; 9; 12; 15; 18; 24V
- THERMAL OVERLOAD PROTECTION
- SHORT CIRCUIT PROTECTION
- OUTPUT TRANSISTOR SOA PROTECTION
- 2% OUTPUT VOLTAGE TOLERANCE
- GUARANTEED IN EXTENDED TEMPERATURE RANGES

DESCRIPTION

The L7800A series of three-terminal positive regulators is available in TO-220 and TO-3 packages and with several fixed output voltages, making it useful in a wide range of applications. These regulators can provide local on-card regulation, eliminating the distribution problems associated with single point regulation. Each type employs internal current limiting, thermal shut-down and safe area protection, making it essentially indestructible. If adequate heat sinking is provided, they can deliver over 1A output current. Although designed primarily as fixed voltage regulators, these devices can be used with external components to obtain adjustable voltages and currents.



BLOCK DIAGRAM



POSITIVE VOLTAGE REGULATORS


For complete specification refer to " Linear & Switching Voltage Regulators Appl. Manual ". (Order Code AMLISVOREST/1)

- OUTPUT CURRENT UP TO 100 mA
- OUTPUT VOLTAGES OF 5; 6; 8; 9; 12; 15; 18; 24V
- THERMAL OVERLOAD PROTECTION
- SHORT CIRCUIT PROTECTION
- NO EXTERNAL COMPONENTS ARE REQUIRED
- AVAILABLE IN EITHER $\pm 5\%$ (AC) OR $\pm 10\%$ (C) SELECTION


DESCRIPTION

The L78L00 series of three-terminal positive regulators employ internal current limiting and thermal shutdown, making them essentially indestructible. If adequate heatsink is provided, they can deliver up to 100 mA output current. They are intended as fixed voltage regulators in a wide range of applications including local or on-card regulation for elimination of noise and distribution problems associated with single-point regulation. In addition, they can be used with power pass elements to make high-current voltage regulators.

The L78L00 series used as Zener diode/resistor combination replacement, offers an effective output impedance improvement of typically two orders of magnetude, along with lower quiescent current and lower noise.



SCHEMATIC DIAGRAM




POSITIVE VOLTAGE REGULATORS

For complete specification refer to " Linear & Switching Voltage Regulators Appl. Manual ". (Order Code AMLISVOREST/1)


- OUTPUT CURRENT TO 0.5A
- OUTPUT VOLTAGES OF 5; 6; 8; 9; 10; 12; 15; 18; 20; 24V
- THERMAL OVERLOAD PROTECTION
- SHORT CIRCUIT PROTECTION
- OUTPUT TRANSISTOR SOA PROTECTION

DESCRIPTION

The L78M00 series of three-terminal positive regulators is available in TO-220 ISOWATT220 and SOT-82 packages and with several fixed output voltages, making it useful in a wide range of applications. These regulators can provide local on-card regulation, eliminating the distribution problems associated with single point regulation. Each type employs internal current limiting, thermal shut-down and safe area protection, making it essentially indestructible. If adequate heat sinking is provided, they can deliver over 0.5A output current. Although designed primarily as fixed voltage regulators, these devices can be used with external components to obtain adjustable voltages and currents.



BLOCK DIAGRAM




PRECISION 500mA REGULATORS

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual". (Order Code AMLISVOREST/1)


- OUTPUT CURRENT UP TO 0.5A
- OUTPUT VOLTAGES OF 5; 6; 8; 9; 10; 12; 15; 18; 20; 24V
- THERMAL OVERLOAD PROTECTION
- SHORT CIRCUIT PROTECTION
- OUTPUT TRANSISTORS SOA PROTECTION
- $\pm 2\%$ OUTPUT VOLTAGE TOLERANCE
- GUARANTEED IN EXTENDED TEMPERATURE RANGES

DESCRIPTION

The L78M00AB series of three-terminal positive regulators is available in TO-220 package and with several fixed output voltages, making it useful in a wide range of applications. These regulators can provide local on-card regulation eliminating the distribution problems associated with single point regulation. Each type employs internal current limiting, thermal shut-down and safe area protection, making it essentially indestructible. If adequate heat sinking is provided, they can deliver over 0.5A output current. Although designed primarily as fixed voltage regulators, these devices can be used with external components to obtain adjustable voltages and currents.




BLOCK DIAGRAM



2A POSITIVE VOLTAGE REGULATORS

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual". (Order Code AMLISVOREST/1)


- OUTPUT CURRENT TO 2A
- OUTPUT VOLTAGES OF 5 ; 7.5 ; 9 ; 10 ; 12 ; 15 ; 18 ; 24V
- THERMAL OVERLOAD PROTECTION
- SHORT CIRCUIT PROTECTION
- OUTPUT TRANSISTOR SOA PROTECTION



DESCRIPTION

The L78S00 series of three-terminal positive regulators is available in TO-220 and TO-3 packages and with several fixed output voltages, making it useful in a wide range of applications. These regulators can provide local on-card regulation, eliminating the distribution problems associated with single point regulation. Each type employs internal current limiting, thermal shut-down and safe area protection, making it essentially indestructible. If adequate heat sinking is provided, they can deliver over 2A output current. Although designed primarily as fixed voltage regulators, these devices can be used with external components to obtain adjustable voltages and currents.

BLOCK DIAGRAM



NEGATIVE VOLTAGE REGULATORS


For complete specification refer to " Linear & Switching Voltage Regulators Appl. Manual ". (Order Code AMLISVOREST/1)

- OUTPUT CURRENT UP TO 1.5A
- OUTPUT VOLTAGES OF -5; -5.2; -6; -8; -12; -15; -18; -20; -22; -24V
- THERMAL OVERLOAD PROTECTION
- SHORT CIRCUIT PROTECTION
- OUTPUT TRANSISTOR SOA PROTECTION


DESCRIPTION

The L7900 series of three-terminal negative regulators is available in TO-220 and TO-3 packages and with several output voltages. They can provide local on-card regulation, eliminating the distribution problems associated with single point regulation; furthermore, having the same voltage options as the L7800 positive standard series, they are particularly suited for split power supplies. In addition, the -5.2V is also available for ECL system.

If adequate heatsinking is provided, the L7900 series can deliver an output current in excess of 1.5A. Although designed primarily as fixed voltage regulators, these devices can be used with external components to obtain adjustable voltages and currents.




SCHEMATIC DIAGRAM



± 2% NEGATIVE VOLTAGE REGULATORS

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual". (Order Code AMLISVOREST/1)

- OUTPUT CURRENT UP TO 1.5A
- OUTPUT VOLTAGES OF -5; -5.2; -6; -8; -12; -15; -18; -20; -22; -24V
- THERMAL CIRCUIT PROTECTION
- OUTPUT TRANSISTOR SOA PROTECTION




DESCRIPTION

The L7900A series of three-terminal negative regulators is available in TO-220 package and with several output voltage. They can provide local on-card regulation, eliminating the distribution problems associated with single point regulation ; furthermore, having the same voltage options as the L7800 positive standard series, they are particularly suited for split power supplies. In addition, the -5.2V is also available for ECL system.


If adequate heatsinking is provided, the L7900A series can deliver an output current in excess of 1.5A. Although designed primarily as fixed voltage regulators, these devices can be used with external components to obtain adjustable voltages and currents.

SCHEMATIC DIAGRAM



WIDE BANDWIDTH
QUAD J-FET OPERATIONAL AMPLIFIERS

- LOW POWER CONSUMPTION
- WIDE COMMON-MODE (UP TO V_{CC}^+) AND DIFFERENTIAL VOLTAGE RANGE
- LOW INPUT BIAS AND OFFSET CURRENT
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : $16V/\mu s$ (typ)



DESCRIPTION

These circuits are high speed J-FET input quad operational amplifiers incorporating well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.


The devices feature high slew rates, low input bias and offset currents, and low offset voltage temperature coefficient.

ORDER CODES

Part Number	Temperature	Package	
		N	D
LF347/B	0°C, +70°C	•	•
LF247	-40°C, +105°C	•	•
LF147	-55°C, +125°C	•	•

PIN CONNECTIONS (top view)


SCHEMATIC DIAGRAM (each amplifier)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
V_{CC}	Supply Voltage - (note 1)	± 18	V	
V_i	Input Voltage - (note 3)	± 15	V	
V_{id}	Differential Input Voltage - (note 2)	± 30	V	
P_{tot}	Power Dissipation	680	mW	
	Output Short-circuit Duration - (note 4)	Infinite		
T_{oper}	Operating Free Air Temperature Range	LF347, B LF247 LF147	0 to 70 -40 to 105 -55 to 125	$^{\circ}C$
T_{stg}	Storage Temperature Range		-65 to 150	$^{\circ}C$

- Notes :**
1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC}^+ and V_{CC}^- .
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and /or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

ELECTRICAL CHARACTERISTICS


V_{CC} = ±15V, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	LF147 - LF247 LF347/B			Unit
		Min.	Typ.	Max.	
V _{io}	Input Offset Voltage (R _S = 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		3	10 5 13 7	mV
					LF347B
					LF347B
DV _{io}	Input Offset Voltage Drift		10		μV/°C
I _{io}	Input Offset Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		5	100 4	pA nA
I _{ib}	Input Bias Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		20	200 20	pA nA
A _{vd}	Large Signal Voltage Gain (R _L = 2kΩ, V _O = ±10V) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio (R _S = 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	80 80	86		dB
I _{CC}	Supply Current, per Amp, no Load T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		1.4	2.7 2.7	mA
V _{icm}	Input Common Mode Voltage Range	±11	+15 -12		V
CMR	Common Mode Rejection Ratio (R _S = 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	70 70	86		dB
I _{os}	Output Short-circuit Current T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	10 10	40	60 60	mA
±V _{OPP}	Output Voltage Swing T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}				V
					R _L = 2kΩ
					R _L = 10kΩ
					R _L = 2kΩ
					R _L = 10kΩ
SR	Slew Rate (V _i = 10V, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)	12	16		V/μs
t _r	Rise Time (V _i = 20mV, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)		0.1		μs
K _{OV}	Overshoot (V _i = 20mV, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)		10		%
GBP	Gain Bandwidth Product (f = 100kHz, T _{amb} = 25°C, V _{in} = 10mV, R _L = 2kΩ, C _L = 100pF)	2.5	4		MHz
R _i	Input Resistance		10 ¹²		Ω
THD	Total Harmonic Distortion (f = 1kHz, A _v = 20dB, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, V _O = 2V _{PP})		0.01		%
e _n	Equivalent Input Noise Voltage (f = 1kHz, R _s = 100Ω)		15		$\frac{nV}{\sqrt{Hz}}$
∅ _m	Phase Margin		45		Degrees
V _{O1} /V _{O2}	Channel Separation (A _v = 100, T _{amb} = 25°C)		120		dB

* The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature.


147-03.TBL

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




147-03.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




147-04.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




147-05.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREE AIR TEMP.




147-06.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS LOAD RESISTANCE




147-07.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS SUPPLY VOLTAGE




147-08.EPS

INPUT BIAS CURRENT VERSUS FREE AIR TEMPERATURE




147-09.EPS

LARGE SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION VERSUS FREE AIR TEMPERATURE




147-10.EPS

LARGE SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT VERSUS FREQUENCY




147-11.EPS

TOTAL POWER DISSIPATION VERSUS FREE AIR TEMPERATURE




147-12.EPS

SUPPLY CURRENT PER AMPLIFIER VERSUS FREE AIR TEMPERATURE




147-13.EPS

SUPPLY CURRENT PER AMPLIFIER VERSUS SUPPLY VOLTAGE




147-14.EPS

**COMMON MODE REJECTION RATIO
VERSUS FREE AIR TEMPERATURE**




147-15.EPS

**VOLTAGE FOLLOWER LARGE SIGNAL
PULSE RESPONSE**




147-16.EPS

**OUTPUT VOLTAGE VERSUS
ELAPSED TIME**




147-17.EPS

**EQUIVALENT INPUT NOISE VOLTAGE
VERSUS FREQUENCY**



147-18.EPS

**TOTAL HARMONIC DISTORTION VERSUS
FREQUENCY**



147-19.EPS

PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage Follower






Figure 2 : Gain-of-10 Inverting Amplifier




TYPICAL APPLICATIONS


AUDIO DISTRIBUTION AMPLIFIER




TYPICAL APPLICATIONS (continued)
POSITIVE FEEDBACK BANDPASS FILTER



OUTPUT A




OUTPUT B



WIDE BANDWIDTH
SINGLE J-FET OPERATIONAL AMPLIFIERS

- LOW POWER CONSUMPTION
- WIDE COMMON-MODE (UP TO V_{CC}^+) AND DIFFERENTIAL VOLTAGE RANGE
- LOW INPUT BIAS AND OFFSET CURRENT
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : $16V/\mu s$ (typ)


DESCRIPTION


These circuits are high speed J-FET input single operational amplifiers incorporating well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.

The devices feature high slew rates, low input bias and offset currents, and low offset voltage temperature coefficient.


ORDER CODES

Part Number	Temperature	Package		
		H	N	D
LF351	0°C, +70°C	•	•	•
LF251	-40°C, +105°C	•	•	•
LF151	-55°C, +125°C	•	•	•

151-01.TBL


PIN CONNECTIONS (top views)


SCHEMATIC DIAGRAM



151-03.EPS

INPUT OFFSET VOLTAGE NULL CIRCUITS



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage - (note 1)	±18	V
V _i	Input Voltage - (note 3)	±15	V
V _{id}	Differential Input Voltage - (note 2)	±30	V
P _{tot}	Power Dissipation	680	mW
	Output Short-circuit Duration - (note 4)	Infinite	
T _{oper}	Operating Free Air Temperature Range	LF351 0 to 70 LF251 -40 to 105 LF151 -55 to 125	°C
T _{stg}	Storage Temperature Range	-65 to 150	°C

- Notes :**
1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC}⁺ and V_{CC}⁻.
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

151-02.TBL

ELECTRICAL CHARACTERISTICS


V_{CC} = ±15V, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	LF151 - LF251 - LF351			Unit
		Min.	Typ.	Max.	
V _{io}	Input Offset Voltage (R _S = 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		3	10 13	mV
DV _{io}	Input Offset Voltage Drift		10		μV/°C
I _{io}	Input Offset Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		5	100 4	pA nA
I _{ib}	Input Bias Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		20	200 20	pA nA
A _{vd}	Large Signal Voltage Gain (R _L = 2kΩ, V _O = ±10V) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio (R _S = 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	80 80	86		dB
I _{CC}	Supply Current (no load) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		1.4	3.4 3.4	mA
V _{icm}	Input Common Mode Voltage Range	±11	+15 -12		V
CMR	Common Mode Rejection Ratio (R _S = 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	70 70	86		dB
I _{os}	Output Short-circuit Current T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	10 10	40	60 60	mA
±V _{OPP}	Output Voltage Swing T _{amb} = 25°C R _L = 2kΩ R _L = 10kΩ R _L = 2kΩ R _L = 10kΩ T _{min.} ≤ T _{amb} ≤ T _{max.}	10 12 10 12	12 13.5		V
SR	Slew Rate (V _i = 10V, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)	12	16		V/μs
t _r	Rise Time (V _i = 20mV, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)		0.1		μs
K _{OV}	Overshoot (V _i = 20mV, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)		10		%
GBP	Gain Bandwidth Product (f = 100kHz, T _{amb} = 25°C, V _{in} = 10mV, R _L = 2kΩ, C _L = 100pF)	2.5	4		MHz
R _i	Input Resistance		10 ¹²		Ω
THD	Total Harmonic Distortion (f = 1kHz, A _v = 20dB, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, V _O = 2V _{PP})		0.01		%
e _n	Equivalent Input Noise Voltage (f = 1kHz, R _S = 100Ω)		15		$\frac{nV}{\sqrt{Hz}}$
∅m	Phase Margin		45		Degrees

* The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature.


151-03.TBL

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




151-05.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




151-06.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




151-07.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREE AIR TEMP.




151-08.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS LOAD RESISTANCE




151-09.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS SUPPLY VOLTAGE




151-10.EPS

**INPUT BIAS CURRENT VERSUS
FREE AIR TEMPERATURE**




151-11.EPS

**LARGE SIGNAL DIFFERENTIAL
VOLTAGE AMPLIFICATION VERSUS
FREE AIR TEMPERATURE**




151-12.EPS

**LARGE SIGNAL DIFFERENTIAL
VOLTAGE AMPLIFICATION AND PHASE
SHIFT VERSUS FREQUENCY**




151-13.EPS

**TOTAL POWER DISSIPATION VERSUS
FREE AIR TEMPERATURE**




151-14.EPS

**SUPPLY CURRENT PER AMPLIFIER
VERSUS FREE AIR TEMPERATURE**




151-15.EPS

**SUPPLY CURRENT PER AMPLIFIER
VERSUS SUPPLY VOLTAGE**




151-16.EPS

**COMMON MODE REJECTION RATIO
VERSUS FREE AIR TEMPERATURE**




151-17.EPS

**VOLTAGE FOLLOWER LARGE SIGNAL
PULSE RESPONSE**




151-18.EPS

**OUTPUT VOLTAGE VERSUS
ELAPSED TIME**




151-19.EPS

**EQUIVALENT INPUT NOISE VOLTAGE
VERSUS FREQUENCY**



151-20.EPS

**TOTAL HARMONIC DISTORTION VERSUS
FREQUENCY**



151-21.EPS

PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage Follower






Figure 2 : Gain-of-10 Inverting Amplifier




TYPICAL APPLICATIONS

(0.5Hz) SQUARE WAVE OSCILLATOR




HIGH Q NOTCH FILTER



**WIDE BANDWIDTH
 DUAL J-FET OPERATIONAL AMPLIFIERS**

- LOW POWER CONSUMPTION
- WIDE COMMON-MODE (UP TO V_{CC^+}) AND DIFFERENTIAL VOLTAGE RANGE
- LOW INPUT BIAS AND OFFSET CURRENT
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : $16V/\mu s$ (typ)


DESCRIPTION


The LF353 are high speed J-FET input dual operational amplifiers incorporating well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.

The devices feature high slew rates, low input bias and offset currents, and low offset voltage temperature coefficient.


ORDER CODES

Part Number	Temperature	Package		
		H	N	D
LF353	0°C, +70°C	•	•	•
LF253	-40°C, +105°C	•	•	•
LF153	-55°C, +125°C	•	•	•

153-01.TBL

PIN CONNECTIONS (top views)


SCHEMATIC DIAGRAM (each amplifier)



153-03.EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V_{CC}	Supply Voltage - (note 1)		± 18	V
V_i	Input Voltage - (note 3)		± 15	V
V_{id}	Differential Input Voltage - (note 2)		± 30	V
P_{tot}	Power Dissipation		680	mW
	Output Short-circuit Duration - (note 4)		Infinite	
T_{oper}	Operating Free Air Temperature Range	LF353 LF253 LF153	0 to 70 -40 to 105 -55 to 125	$^{\circ}C$
T_{stg}	Storage Temperature Range		-65 to 150	$^{\circ}C$

- Notes :**
1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC+} and V_{CC-} .
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

ELECTRICAL CHARACTERISTICS


V_{CC} = ±15V, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	LF153 - LF253 - LF353			Unit
		Min.	Typ.	Max.	
V _{io}	Input Offset Voltage (R _S = 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		3	10 13	mV
DV _{io}	Input Offset Voltage Drift		10		μV/°C
I _{io}	Input Offset Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		5	100 4	pA nA
I _{ib}	Input Bias Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		20	200 20	pA nA
A _{vd}	Large Signal Voltage Gain (R _L = 2kΩ, V _O = ±10V) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio (R _S = 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	80 80	86		dB
I _{CC}	Supply Current, per Amp, no Load T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		1.4	3.2 3.2	mA
V _{icm}	Input Common Mode Voltage Range	±11	+15 -12		V
CMR	Common Mode Rejection Ratio (R _S = 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	70 70	86		dB
I _{os}	Output Short-circuit Current T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	10 10	40	60 60	mA
±V _{OPP}	Output Voltage Swing T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}				V
	R _L = 2kΩ	10	12		
	R _L = 10kΩ	12	13.5		
	R _L = 2kΩ	10			
	R _L = 10kΩ	12			
SR	Slew Rate (V _i = 10V, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)	12	16		V/μs
t _r	Rise Time (V _i = 20mV, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)		0.1		μs
K _{ov}	Overshoot (V _i = 20mV, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)		10		%
GBP	Gain Bandwidth Product (f = 100kHz, T _{amb} = 25°C, V _{in} = 10mV, R _L = 2kΩ, C _L = 100pF)	2.5	4		MHz
R _i	Input Resistance		10 ¹²		Ω
THD	Total Harmonic Distortion (f = 1kHz, A _v = 20dB, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, V _O = 2V _{PP})		0.01		%
e _n	Equivalent Input Noise Voltage (f = 1kHz, R _S = 100Ω)		15		$\frac{nV}{\sqrt{Hz}}$
∅ _m	Phase Margin		45		Degrees
V _{O1} /V _{O2}	Channel Separation (A _v = 100, T _{amb} = 25°C)		120		dB

* The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature.


153-03.TBL

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




153-04.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




153-05.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




153-06.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREE AIR TEMP.




153-07.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS LOAD RESISTANCE




153-08.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS SUPPLY VOLTAGE




153-09.EPS

**INPUT BIAS CURRENT VERSUS
FREE AIR TEMPERATURE**




153-10.EPS

**LARGE SIGNAL DIFFERENTIAL VOLTAGE
AMPLIFICATION VERSUS
FREE AIR TEMPERATURE**




153-11.EPS

**LARGE SIGNAL DIFFERENTIAL
VOLTAGE AMPLIFICATION AND PHASE
SHIFT VERSUS FREQUENCY**




153-12.EPS

**TOTAL POWER DISSIPATION VERSUS
FREE AIR TEMPERATURE**




153-13.EPS

**SUPPLY CURRENT PER AMPLIFIER
VERSUS FREE AIR TEMPERATURE**




153-14.EPS

**SUPPLY CURRENT PER AMPLIFIER
VERSUS SUPPLY VOLTAGE**




153-15.EPS

**COMMON MODE REJECTION RATIO
VERSUS FREE AIR TEMPERATURE**




153-16.EPS

**VOLTAGE FOLLOWER LARGE SIGNAL
PULSE RESPONSE**




153-17.EPS

**OUTPUT VOLTAGE VERSUS
ELAPSED TIME**




153-18.EPS

**EQUIVALENT INPUT NOISE VOLTAGE
VERSUS FREQUENCY**



153-19.EPS

**TOTAL HARMONIC DISTORTION VERSUS
FREQUENCY**



153-20.EPS

PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage Follower






Figure 2 : Gain-of-10 Inverting Amplifier



TYPICAL APPLICATION

QUADRUPLE OSCILLATOR




WIDE BANDWIDTH SINGLE J-FET OPERATIONAL AMPLIFIERS

- REPLACE HYBRID AND MODULE FET OP AMPS
- RUGGED J-FETs ALLOW BLOW-OUT FREE-HANDLING COMPARED WITH MOSFET INPUT DEVICES
- EXCELLENT FOR LOW NOISE APPLICATIONS USING EITHER HIGH OR LOW SOURCE IMPEDANCE (VERY LOW I/F CORNER)
- OFFSET VOLTAGE ADJUST DOES NOT DEGRADE DRIFT OR COMMON-MODE REJECTION AS IN MOST MONOLITHIC AMPLIFIERS
- INTERNAL COMPENSATION AND LARGE DIFFERENTIAL INPUT VOLTAGE CAPABILITY (UP TO V_{CC}^+)

TYPICAL APPLICATIONS

- PRECISION HIGH SPEED INTEGRATORS
- FAST D/A AND A/D CONVERTERS
- HIGH IMPEDANCE BUFFERS
- WIDEBAND, LOW NOISE, LOW DRIFT AMPLIFIERS
- LOGARITHMIC AMPLIFIERS
- PHOTOCCELL AMPLIFIERS
- SAMPLE AND HOLD CIRCUITS




ORDER CODES

Part Number	Temperature Range	Package		
		H	N	D
LF355, LF356, LF357	0°C, +70°C	•	•	•
LF255, LF256, LF257	-40°C, +105°C	•	•	•
LF155, LF156, LF157	-55°C, +125°C	•	•	•


Examples : LF355N, LF155H

155-01.TBL

PIN CONNECTIONS (top views)




SCHEMATIC DIAGRAM



155-03.EPS

V_{io} ADJUSTMENT



155-04.EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
V _{CC}	Supply Voltage	±22	V	
V _i	Input Voltage - (note 1)	±20	V	
V _{id}	Differential Input Voltage	±40	V	
P _{tot}	Power Dissipation	570	mW	
	Output Short-circuit Duration	Infinite		
T _{oper}	Operating Free Air Temperature Range	LF155-LF156-LF157 LF255-LF256-LF257 LF355-LF356-LF357	-55 to +125 -40 to +105 0 to +70	°C
T _{stg}	Storage Temperature Range		-65 to 150	°C

ELECTRICAL CHARACTERISTICS

LF155, LF156, LF157 $-55^{\circ}\text{C} \leq T_{\text{amb}} \leq +125^{\circ}\text{C}$ $\pm 15\text{V} \leq V_{\text{CC}} \leq \pm 20\text{V}$
LF255, LF256, LF257 $-40^{\circ}\text{C} \leq T_{\text{amb}} \leq +105^{\circ}\text{C}$ $\pm 15\text{V} \leq V_{\text{CC}} \leq \pm 20\text{V}$

(unless otherwise specified)

Symbol	Parameter	LF155 - LF156 - LF157 LF255 - LF256 - LF257			Unit
		Min.	Typ.	Max.	
V_{IO}	Input Offset Voltage ($R_{\text{S}} = 50\Omega$) $T_{\text{amb}} = +25^{\circ}\text{C}$ $T_{\text{min.}} \leq T_{\text{amb}} \leq T_{\text{max.}}$		3	5 7 6.5	mV
I_{IO}	Input Offset Current - (note 3) $T_{\text{amb}} = +25^{\circ}\text{C}$ $T_{\text{min.}} \leq T_{\text{amb}} \leq T_{\text{max.}}$	LF155, LF156, LF157 LF255, LF256, LF257	3	20 20 1	pA nA nA
I_{b}	Input Bias Current - (note 3) $T_{\text{amb}} = 25^{\circ}\text{C}$ $T_{\text{min.}} \leq T_{\text{amb}} \leq T_{\text{max.}}$	LF155, LF156, LF157 LF255, LF256, LF257	20	100 50 5	pA nA nA
A_{vd}	Large Signal Voltage Gain ($R_{\text{L}} = 2\text{k}\Omega$, $V_{\text{o}} = \pm 10\text{V}$, $V_{\text{CC}} = \pm 15\text{V}$) $T_{\text{amb}} = +25^{\circ}\text{C}$ $T_{\text{min.}} \leq T_{\text{amb}} \leq T_{\text{max.}}$		50 25	200	V/mV
SVR	Supply Voltage Rejection Ratio - (note 4)		85	100	dB
I_{CC}	Supply Current, ($V_{\text{CC}} = \pm 15\text{V}$, no load) $T_{\text{amb}} = +25^{\circ}\text{C}$	LF155, LF255 LF156, LF256 LF157, LF257		2 5 5	4 7 7 mA
DV_{IO}	Input Offset Voltage Drift ($R_{\text{S}} = 50\Omega$)			5	$\mu\text{V}/^{\circ}\text{C}$
$DV_{\text{IO}}/V_{\text{IO}}$	Change in Average Temperature Coefficient with V_{IO} adjust ($R_{\text{S}} = 50\Omega$) - (note 2)			0.5	$\mu\text{V}/^{\circ}\text{C}$ per mV
V_{ICM}	Input Common Mode Voltage Range ($V_{\text{CC}} = \pm 15\text{V}$, $T_{\text{amb}} = 25^{\circ}\text{C}$)		± 11	+15.1 -12	V
CMR	Common Mode Rejection Ratio		85	100	dB
$\pm V_{\text{OPP}}$	Output Voltage Swing ($V_{\text{CC}} = \pm 15\text{V}$) $R_{\text{L}} = 10\text{k}\Omega$ $R_{\text{L}} = 2\text{k}\Omega$		± 12 ± 10	± 13 ± 12	V
GBP	Gain Bandwidth Product ($V_{\text{CC}} = \pm 15\text{V}$, $T_{\text{amb}} = 25^{\circ}\text{C}$) LF155, LF255 LF156, LF256 LF157, LF257			2.5 5 20	MHz
SR	Slew Rate ($V_{\text{CC}} = \pm 15\text{V}$, $T_{\text{amb}} = 25^{\circ}\text{C}$) $A_{\text{V}} = 1$ $A_{\text{V}} = 5$ LF155, LF255 LF156, LF256 LF157, LF257		7.5 30	5 12 50	V/ μs
R_{i}	Input Resistance ($T_{\text{amb}} = +25^{\circ}\text{C}$)			10^{12}	Ω
C_{i}	Input Capacitance ($V_{\text{CC}} = \pm 15\text{V}$, $T_{\text{amb}} = 25^{\circ}\text{C}$)			3	pF
e_{n}	Equivalent Input Noise Voltage ($V_{\text{CC}} = \pm 15\text{V}$, $T_{\text{amb}} = 25^{\circ}\text{C}$, $R_{\text{S}} = 100\Omega$) $f = 1000\text{Hz}$ LF155, LF255 LF156, LF256 LF157, LF257 $f = 100\text{Hz}$ LF155, LF255 LF156, LF256 LF157, LF257			20 12 12 12 25 15 15	nV $\sqrt{\text{Hz}}$
i_{n}	Equivalent Input Noise Current ($V_{\text{CC}} = \pm 15\text{V}$, $T_{\text{amb}} = 25^{\circ}\text{C}$, $f = 100\text{Hz}$ or $f = 1000\text{Hz}$)			0.01	pA $\sqrt{\text{Hz}}$
t_{s}	Settling Time ($V_{\text{CC}} = \pm 15\text{V}$, $T_{\text{amb}} = 25^{\circ}\text{C}$) - (note 5) LF155, LF255 LF156, LF256 LF157, LF257			4 1.5 1.5	μs

155-03 TBL

ELECTRICAL CHARACTERISTICS

LF355, LF356, LF357

$0^{\circ}\text{C} \leq T_{\text{amb}} \leq +70^{\circ}\text{C}$

$V_{\text{CC}} = \pm 15\text{V}$

(unless otherwise specified)

Symbol	Parameter	LF355 - LF356 - LF357			Unit
		Min.	Typ.	Max.	
V_{io}	Input Offset Voltage ($R_{\text{S}} = 50\Omega$) $T_{\text{amb}} = +25^{\circ}\text{C}$ $T_{\text{min.}} \leq T_{\text{amb}} \leq T_{\text{max.}}$		3	10 13	mV
I_{io}	Input Offset Current - (note 3) $T_{\text{amb}} = +25^{\circ}\text{C}$ $T_{\text{min.}} \leq T_{\text{amb}} \leq T_{\text{max.}}$		3	50 2	pA nA
I_{ib}	Input Bias Current - (note 3) $T_{\text{amb}} = 25^{\circ}\text{C}$ $T_{\text{min.}} \leq T_{\text{amb}} \leq T_{\text{max.}}$		20	200 8	pA nA
A_{vd}	Large Signal Voltage Gain ($R_{\text{L}} = 2\text{k}\Omega$, $V_{\text{o}} = \pm 10\text{V}$) $T_{\text{amb}} = +25^{\circ}\text{C}$ $T_{\text{min.}} \leq T_{\text{amb}} \leq T_{\text{max.}}$	25 15	200		V/mV
SVR	Supply Voltage Rejection Ratio - (note 4)	80	100		dB
I_{CC}	Supply Current, no Load $T_{\text{amb}} = 25^{\circ}\text{C}$				mA
DV_{io}	Input Offset Voltage Drift ($R_{\text{S}} = 50\Omega$) - (note 2)		5		$\mu\text{V}/^{\circ}\text{C}$
$DV_{\text{io}}/V_{\text{io}}$	Change in Average Temperature Coefficient with V_{IO} adjust ($R_{\text{S}} = 50\Omega$)		0.5		$\mu\text{V}/^{\circ}\text{C}$ per mV
V_{icm}	Input Common Mode Voltage Range ($T_{\text{amb}} = 25^{\circ}\text{C}$)	± 10	+15.1 -12		V
CMR	Common Mode Rejection Ratio	80	100		dB
$\pm V_{\text{OPP}}$	Output Voltage Swing $R_{\text{L}} = 10\text{k}\Omega$ $R_{\text{L}} = 2\text{k}\Omega$	± 12 ± 10	± 13 ± 12		V
GBP	Gain Bandwidth Product ($T_{\text{amb}} = 25^{\circ}\text{C}$) LF355 LF356 LF357		2.5 5 20		MHz
SR	Slew Rate ($T_{\text{amb}} = 25^{\circ}\text{C}$) $A_{\text{V}} = 1$ $A_{\text{V}} = 5$ LF355 LF356 LF357		5 12 50		V/ μs
R_{i}	Input Resistance ($T_{\text{amb}} = +25^{\circ}\text{C}$)		10^{12}		Ω
C_{i}	Input Capacitance ($T_{\text{amb}} = 25^{\circ}\text{C}$)		3		pF
e_{n}	Equivalent Input Noise Voltage ($T_{\text{amb}} = 25^{\circ}\text{C}$, $R_{\text{S}} = 100\Omega$) $f = 1000\text{Hz}$ LF355 LF356, LF357 $f = 100\text{Hz}$ LF355 LF356, LF357		20 12 25 15		$\frac{\text{nV}}{\sqrt{\text{Hz}}}$
i_{n}	Equivalent Input Noise Current ($T_{\text{amb}} = 25^{\circ}\text{C}$, $f = 100\text{Hz}$ or $f = 1000\text{Hz}$)		0.01		$\frac{\text{pA}}{\sqrt{\text{Hz}}}$
t_{s}	Settling Time ($T_{\text{amb}} = 25^{\circ}\text{C}$) - (note 5) LF355 LF356, LF357		4 1.5		μs

- Notes :**
1. Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.
 2. The temperature coefficient of the adjusted input offset voltage changes only a small amount (0.5 $\mu\text{V}/^{\circ}\text{C}$ typically) for each mV of adjustment from its original unadjusted value. Common-mode rejection and open loop voltage gain are also unaffected by offset adjustment.
 3. The input bias currents are junction leakage currents which approximately double for every 10 $^{\circ}\text{C}$ increase in the junction temperature T_{amb} . Due to limited production test time, the input bias current measured is correlated to junction temperature. In a normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, $P_{\text{Jor}}T_{\text{amb}} = T_{\text{amb}} + R_{\text{th(j-a)}} \times P_{\text{Jor}}$ where $R_{\text{th(j-a)}}$ is the thermal resistance from junction to ambient. Use of a heatsink is recommended if input currents are to be kept to a minimum.
 4. Supply voltage rejection is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with common practise.
 5. Settling time is defined here, for a unity gain inverter connection using 2k Ω resistors for the LF155, LF156 series. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 0.01% of its final value from the time a 10V step input is applied to the inverter. For the LF157 series $A_{\text{V}} = -5$, the feedback resistor from output to input is 2k Ω and the output step is 10V.

155-004.TBL

APPLICATION HINTS

The LF155, LF156, LF157 series are op amps with J-FET input transistors. These JFETs have large reverse breakdown voltages from gate to source or drain eliminating the need of clamps across the inputs. Therefore large differential input voltages can easily be accommodated without a large increase of input currents. The maximum differential input voltage is independent of the supply voltage. However, neither of the negative input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

These amplifiers will operate with the common-mode input voltage equal to the positive supply. In fact, the common-mode voltage can exceed the positive supply by approximately 100 mV independent of supply voltage and over the full operating temperature range. The positive supply can therefore be used as a reference on an input as, for example, in a supply current monitor and/or limiter.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes

reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.


All of the bias currents in these amplifiers are set by FET current sources. The drain currents for the amplifiers are therefore essentially independent of supply voltages.

As with most amplifiers, care should be taken with lead dress, components placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.


A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to ac ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of that added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.







TYPICAL CIRCUITS

LARGE POWER BW AMPLIFIER




SETTLING TIME TEST CIRCUIT






155-07.EPS


MAXIMUM NEGATIVE CURRENT




MAXIMUM POSITIVE CURRENT




MAXIMUM POSITIVE COMMON-MODE INPUT VOLTAGE




MAXIMUM NEGATIVE COMMON-MODE INPUT VOLTAGE



OPEN LOOP VOLTAGE GAIN




OUTPUT VOLTAGE SWING



155-08.EPS

SMALL SIGNAL PULSE RESPONSE


OUTPUT VOLTAGE SWING (60 mV/DIV)



TIME (0.5 μ s/DIV)

LARGE SIGNAL PULSE RESPONSE


OUTPUT VOLTAGE SWING (5 V/DIV)



TIME (1 μ s/DIV)

SMALL SIGNAL PULSE RESPONSE


OUTPUT VOLTAGE SWING (60 mV/DIV)



TIME (0.5 μ s/DIV)

LARGE SIGNAL PULSE RESPONSE


OUTPUT VOLTAGE SWING (6 V/DIV)



TIME (1 μ s/DIV)

SMALL SIGNAL PULSE RESPONSE


OUTPUT VOLTAGE SWING (50 mV/DIV)









TIME (0.1 μ s/DIV)

LARGE SIGNAL PULSE RESPONSE


OUTPUT VOLTAGE SWING (5 V/DIV)




TIME (0.5 μ s/DIV)




BODE PLOT




POWER SUPPLY REJECTION RATIO




BODE PLOT




POWER SUPPLY REJECTION RATIO









BODE PLOT



COMMON-MODE REJECTION RATIO



155-11.EPS




SINGLE OPERATIONAL AMPLIFIERS

	LM101A LM201A	LM301A
■ INPUT OFFSET VOLTAGE	0.7mV	2mV
■ INPUT BIAS CURRENT	25nA	70nA
■ INPUT OFFSET CURRENT	1.5nA	2nA
■ SLEW RATE AS INVERTING AMPLIFIER	10V/μs	10V/μs

DESCRIPTION

The LM101A is a general-purpose operational amplifier. This amplifier offers many features: supply voltages from ± 5 V to ± 22 V, low current drain, overload protection on the input and output, no latch-up when the common-mode range is exceeded, freedom from oscillations and compensation with a single 30pF capacitor. It has advantages over internally compensated amplifiers in that the compensation can be tailored to the particular application: slew rates of 10 V/μs and bandwidths of 3.5MHz can be easily achieved.




ORDER CODES

Part Number	Temperature Range	Package			
		H	N	J	D
LM101A	-55, +125°C	•	•	•	•
LM201A	-40, +105°C	•	•	•	•
LM301A	0, +70°C	•	•	•	•


Examples : LM101AH, LM201AN

101-01.TBL

PIN CONNECTIONS (top views)



SCHEMATIC DIAGRAM



101-03.EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	LM101A	LM201A	LM301A	Unit
V _{CC}	Supply Voltage	±22	±22	±22	V
V _{id}	Differential Input Voltage	±30	±30	±30	V
V _i	Input Voltage	±15	±15	±15	V
	Output Short-circuit Duration		Infinite		
P _{tot}	Power Dissipation		500 300		mW
T _{oper}	Operating Free-air Temperature Range	-55 to +125	-40 to +105	0 to +70	°C
T _{stg}	Storage Temperature Range	-65 to +150	-65 to +150	-65 to +150	°C

101-02 TRI

ELECTRICAL CHARACTERISTICS

LM301A	0°C < Tamb < +70°C	±5V ≤ VCC ≤ ±20V	C1 = 30pF
LM201A	-40°C < Tamb < +105°C	±5V ≤ VCC ≤ ±20V	C1 = 30pF
LM101A	-55°C < Tamb < +125°C	±5V ≤ VCC ≤ ±20V	C1 = 30pF

* => VCC = ±15V, Tamb = 25°C(unless otherwise specified)

Symbol	Parameter	LM101A - LM201A			LM301A			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{io}	Input Offset Voltage (R _S ≤ 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		0.7	2 3		2	7.5 10	mV
I _{ib}	Input Bias Current T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		25	75 100		70	250 300	nA
I _{io}	Input Offset Current T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		1.5	10 20		2	50 70	nA
A _{vd}	Large Signal Voltage Gain * (V _O = ±10V, R _L = 2kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	50 25	100		25 15	100		V/mV
SVR	Supply Voltage Rejection Ratio (R _S ≤ 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	80 80	96		70 70	96		dB
I _{CC}	Supply Current no Load T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		1.8	3 3		1.8	3 3	mA
V _{icm}	Input Common Mode Voltage Range (V _{CC} = ±20V) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	±15 ±15			±15 ±15			V
CMR	Common Mode Rejection Ratio (R _S ≤ 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	80 80	96		70 70	96		dB
I _{OS}	Output Short-circuit Current * T _{amb} = 25°C	10	30	50	10	30	50	mA
± V _{OPP}	Output Voltage Swing * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}							V
			R _L = 10kΩ R _L = 2kΩ R _L = 10kΩ R _L = 2kΩ	12 10 12 10	14 13	12 10 12 10	14 13	


101-03.TBL

ELECTRICAL CHARACTERISTICS (continued)


Symbol	Parameter	LM101A - LM201A			LM301A			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
SR	Slew Rate ($V_I = \pm 10V$, $R_L = 2k\Omega$, $C_L = 100pF$, $T_{amb} = 25^\circ C$, unity gain) - (note 1) *	0.25	0.5		0.25	0.5		$V/\mu s$
t_r	Rise Time ($V_I = \pm 20 \mu V$, $R_L = 2k\Omega$, $C_L = 100pF$, $T_{amb} = 25^\circ C$, unity gain) *		0.3			0.3		μs
K_{OV}	Overshoot ($V_I = 20 mV$, $R_L = 2k\Omega$, $C_L = 100pF$, $T_{amb} = 25^\circ C$, unity gain)		5			5		%
Z_i	Input Impedance *	1.5	4		1.5	4		$M\Omega$
R_o	Output Resistance *		75			75		Ω
GBP	Gain Bandwidth Product * ($V_I = 10mV$, $R_L = 2k\Omega$, $C_L = 100pF$, $f = 100kHz$, $T_{amb} = 25^\circ C$)	0.5	1		0.5	1		MHz
THD	Total Harmonic Distortion ($f = 1kHz$, $A_V = 20dB$, $R_L = 2k\Omega$, $V_O = 2V_{PP}$, $C_L = 100pF$, $T_{amb} = 25^\circ C$)		0.015			0.015		%
e_n	Equivalent Input Noise Voltage ($f = 1kHz$, $R_S = 100\Omega$)		25			25		$\frac{nV}{\sqrt{Hz}}$
DV_{io}	Input Offset Voltage Drift ($T_{min.} \leq T_{amb} \leq T_{max.}$)		3	15		6	30	$\mu V/^\circ C$
DI_{io}	Input Offset Current Drift ($25^\circ C \leq T_{amb} \leq T_{max.}$, $T_{min.} \leq T_{amb} \leq 25^\circ C$)		10 20	100 200		10 20	300 600	$pA/^\circ C$

Note :1.May be improved up to 10V/ μs in inverting amplifier configuration (see basic diagram).


101-04.TBL




101-04.EPS




101-05.EPS




101-06.EPS



101-07.EPS




101-08.EPS




101-09.EPS

SINGLE POLE COMPENSATION

FEED FORWARD COMPENSATION




101-10.EPS



101-11.EPS

SINGLE POLE COMPENSATION


LARGE SIGNAL FREQUENCY RESPONSE



101-12.EPS


FEED FORWARD COMPENSATION

LARGE SIGNAL FREQUENCY RESPONSE




101-13.EPS

VOLTAGE FOLLOWER PULSE RESPONSE




101-14.EPS

INVERTER PULSE RESPONSE




101-15.EPS

INPUT BIAS CURRENT vs AMBIENT TEMPERATURE



101-16.EPS


INPUT NOISE CURRENT




101-17.EPS

BASIC DIAGRAM


BALANCING CIRCUIT




ALTERNATE BALANCING CIRCUIT




SINGLE POLE COMPENSATION



FEEDFORWARD COMPENSATION




PROTECTING AGAINST GROSS FAULT CONDITIONS




BASIC DIAGRAM (continued)

COMPENSATING FOR STRAY INPUT CAPACITANCES OR LARGE FEEDBACK RESISTOR




ISOLATING LARGE CAPACITIVE LOADS




TYPICAL APPLICATIONS

SIMULATED INDUCTOR




FAST AMPLIFIER WITH HIGH INPUT IMPEDANCE




TYPICAL APPLICATIONS (continued)


SINE WAVE OSCILLATOR



FAST AC/DC CONVERTER




INSTRUMENTATION AMPLIFIER




TYPICAL APPLICATIONS (continued)


VARIABLE CAPACITANCE MULTIPLIER



LOW FREQUENCY SQUARE WAVE GENERATOR



FAST HALF WAVE RECTIFIER



PRECISION SINGLE OPERATIONAL AMPLIFIERS


Outstanding characteristics of LM108A :

- INPUT OFFSET VOLTAGE : 0.5mV MAXIMUM
- INPUT BIAS CURRENT : 3nA MAXIMUM OVER FULL TEMPERATURE RANGE
- INPUT OFFSET CURRENT : 0.4nA MAXIMUM OVER FULL TEMPERATURE RANGE
- POWER SUPPLY CURRENT : 600µA MAXIMUM
- GUARANTEED DRIFT CHARACTERISTICS
- SLEW RATE OF 10V/µs AS INVERTING AMPLIFIER

DESCRIPTION

The LM308,A is a precision operational amplifier having specifications a factor ten better than FET amplifiers over a -55°C to +125°C temperature range. Selected units are available with offset voltages less than 1mV and drifts less than 5mV/°C. This makes it possible to eliminate offset adjustments, in most cases.

The device operates with supply voltages from ±2V to ±22V and has sufficient supply rejection to use unregulated supplies. Although the circuit is interchangeable with and uses the same compensation as the LM101A, an alternate compensation scheme can be used to make it particularly insensitive to power supply noise and to make supply bypass capacitors unnecessary.




ORDER CODES

Part Number	Temperature Range	Package			
		H	N	J	D
LM108/A	-55, +125°C	•	•	•	•
LM208/A	-40, +105°C	•	•	•	•
LM308/A	0, +70°C	•	•	•	•


Examples : LM108H, LM108AH, LM308N

108-01 TBL

PIN CONNECTIONS (top views)



SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	LM108,A	LM208,A	LM308,A	Unit
V _{CC}	Supply Voltage	±22	±22	±22	V
V _I	Input Voltage - (note 2)	±15	±15	±15	V
I _{id}	Differential Input Current - (note 1)	±10	±10	±10	
P _{tot}	Power Dissipation	500			mW
	Output Short-circuit Duration	Infinite			
T _{oper}	Operating Free-air Temperature Range	-55 to +125	-40 to +105	0 to +70	°C
T _{stg}	Storage Temperature Range	-65 to +150	-65 to +150	-65 to +150	°C

Notes : 1. The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1V is applied between the inputs unless some limiting resistance is used.
 2. For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

ELECTRICAL CHARACTERISTICS

 $\pm 5V \leq V_{CC} \leq \pm 20V$, $C_1 = 30pF$, $T_{amb} = 25^\circ C$ (unless otherwise specified)

Symbol	Parameter	LM108A - LM208A LM308A			Unit
		Min.	Typ.	Max.	
V_{io}	Input Offset Voltage ($R_S \leq 10k\Omega$) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		0.3	0.5 0.75 1	mV
I_{ib}	Input Bias Current $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		0.6	2 4 3 7	nA
I_{io}	Input Offset Current $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		0.05	0.2 0.4	nA
A_{vd}	Large Signal Voltage Gain ($V_{CC} = \pm 15V$, $V_O = \pm 10V$, $R_L = 10k\Omega$) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	80 60	300		V/mV
SVR	Supply Voltage Rejection Ratio ($R_S \leq 10k\Omega$) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	96 96	110		dB
I_{CC}	Supply Current no Load $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		0.3	0.6 0.6	mA
V_{icm}	Input Common Mode Voltage Range ($V_{CC} = \pm 15V$) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	± 14 ± 14			V
CMR	Common Mode Rejection Ratio ($R_S \leq 10k\Omega$) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	96 96	110		dB
I_{os}	Output Short-circuit Current ($V_{CC} = \pm 15V$)	3	10	20	mA
$\pm V_{opp}$	Output Voltage Swing ($V_{CC} = \pm 15V$, $R_L = 10k\Omega$) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	13 13	14		V
SR	Slew Rate ($V_{CC} = \pm 15V$, $V_i = \pm 10V$, $R_L = 10k\Omega$, $C_L = 100pF$, $T_{amb} = 25^\circ C$, unity gain)		0.15		V/ μs
t_r	Rise Time ($V_{CC} = \pm 15V$, $V_i = \pm 20mV$, $R_L = 10k\Omega$, $C_L = 100pF$, unity gain)		0.7		μs
K_{ov}	Overshoot ($V_{CC} = \pm 15V$, $V_i = 20mV$, $R_L = 10k\Omega$, $C_L = 100pF$, unity gain)		10		%
R_i	Input Resistance ($V_{CC} = \pm 15V$)	30	70		M Ω
GBP	Gain Bandwidth Product ($V_{CC} = \pm 15V$, $V_i = 10mV$, $R_L = 10k\Omega$, $C_L = 100pF$, $f = 100kHz$)	0.3	0.8		MHz
THD	Total Harmonic Distortion ($V_{CC} = \pm 15V$, $f = 1kHz$, $A_V = 20dB$, $R_L = 10k\Omega$, $V_O = 2V_{PP}$, $C_L = 100pF$)		0.12		%
e_n	Equivalent Input Noise Voltage ($V_{CC} = \pm 15V$, $f = 1kHz$, $R_S = 100\Omega$)		20		$\frac{nV}{\sqrt{Hz}}$
DV_{io}	Input Offset Voltage Drift $T_{min.} \leq T_{amb} \leq T_{max.}$		1	5	$\mu V/^\circ C$
$D I_{io}$	Input Offset Current Drift $T_{min.} \leq T_{amb} \leq 25^\circ C$		0.5	2.5	pA/ $^\circ C$

108-03.TBL

ELECTRICAL CHARACTERISTICS


$\pm 5V \leq V_{CC} \leq \pm 20V$, $C_1 = 30pF$, $T_{amb} = 25^\circ C$ (unless otherwise specified)

Symbol	Parameter	LM108 - LM208			LM308			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{io}	Input Offset Voltage ($R_S \leq 10k\Omega$) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		0.7	2 3		2	7.5 10	mV
I_{ib}	Input Bias Current $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		0.6	2 3		0.6	7 10	nA
I_{io}	Input Offset Current $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		0.05	0.2 0.4		0.05	1 1.5	nA
A_{vd}	Large Signal Voltage Gain ($V_{CC} = \pm 15V$, $V_O = \pm 10V$, $R_L = 10k\Omega$) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	50 25	300		25 15	300		V/mV
SVR	Supply Voltage Rejection Ratio ($R_S \leq 10k\Omega$) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	80 80	96		80 80	96		dB
I_{CC}	Supply Current no Load $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		0.3	0.6 0.6		0.3	0.8 0.8	mA
V_{icm}	Input Common Mode Voltage Range ($V_{CC} = \pm 15V$) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	± 13.5 ± 13.5			± 14 ± 14			V
CMR	Common Mode Rejection Ratio ($R_S \leq 10k\Omega$) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	80 80	100		80 80	100		dB
I_{os}	Output Short-circuit Current ($V_{CC} = \pm 15V$)	3	10	20	3	10	20	mA
$\pm V_{opp}$	Output Voltage Swing ($V_{CC} = \pm 15V$, $R_L = 10k\Omega$) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	13 13	14		13 13	14		V
SR	Slew Rate ($V_{CC} = \pm 15V$, $V_i = \pm 10V$, $R_L = 10k\Omega$, $C_L = 100pF$, $T_{amb} = 25^\circ C$, unity gain)		0.15			0.15		V/ μs
t_r	Rise Time ($V_{CC} = \pm 15V$, $V_i = \pm 20mV$, $R_L = 10k\Omega$, $C_L = 100pF$, unity gain)		0.7			0.7		μs
K_{ov}	Overshoot ($V_{CC} = \pm 15V$, $V_i = 20 mV$, $R_L = 10k\Omega$, $C_L = 100pF$, unity gain)		10			10		%
R_i	Input Resistance ($V_{CC} = \pm 15V$)	30	70		30	70		M Ω
GBP	Gain Bandwidth Product ($V_{CC} = \pm 15V$, $V_i = 10mV$, $R_L = 10k\Omega$, $C_L = 100pF$, $f = 100kHz$)	0.3	0.8		0.3	0.8		MHz
THD	Total Harmonic Distortion ($V_{CC} = \pm 15V$, $f = 1kHz$, $A_v = 20dB$, $R_L = 10k\Omega$, $V_O = 2V_{PP}$, $C_L = 100pF$)		0.12			0.12		%
e_n	Equivalent Input Noise Voltage ($V_{CC} = \pm 15V$, $f = 1kHz$, $R_S = 100\Omega$)		20			20		$\frac{nV}{\sqrt{Hz}}$
DV_{io}	Input Offset Voltage Drift $T_{min.} \leq T_{amb} \leq T_{max.}$		3	15		6	30	$\mu V/^\circ C$
DI_{io}	Input Offset Current Drift $T_{min.} \leq T_{amb} \leq 25^\circ C$		0.5	2.5		2	10	$pA/^\circ C$


100 04 TEL

BASIC DIAGRAMS

STANDARD COMPENSATION CIRCUIT




ALTERNATIVE FREQUENCY COMPENSATION




TYPICAL APPLICATIONS


STANDARD FEEDFORWARD




SAMPLE AND HOLD




FAST SUMMING AMPLIFIER




INVERTING AMPLIFIER



FOLLOWING AMPLIFIER



NON-INVERTING AMPLIFIER




INPUT GUARDING

Leakage currents are on the verge of causing trouble at +125°C. The standard pin configuration of most IC op amps has the input pins adjacent to pins which are the supply potentials. Therefore, it is advisable to employ guarding to reduce the voltage difference between the inputs and adjacent metal


runs. A ten-lead pin circle is used, and the leads of the IC are formed so that the holes adjacent to the inputs are vacant when it is inserted in the board. The guard, which is a conductive ring surrounding the inputs, is connected to a low impedance point that is at the same potential as the inputs.

TYPICAL APPLICATION DIAGRAMS


FAST SAMPLE AND HOLD



FAST SUMMING AMPLIFIER WITH LOW INPUT CURRENT




D/A CONVERTER USING LADDER NETWORK



VOLTAGE COMPARATORS

- MAXIMUM INPUT CURRENT : 150nA
- MAXIMUM OFFSET CURRENT : 20nA
- DIFFERENTIAL INPUT VOLTAGE RANGE : $\pm 30V$
- POWER CONSUMPTION : 135mW AT $\pm 15V$
- SUPPLY VOLTAGE : +5V TO $\pm 15V$
- OUTPUT CURRENT : 50mA



DESCRIPTION

The LM111, LM211 and LM311 are voltage comparators that have low input currents.

They are also designed to operate over a wide range of supply voltages : from standard $\pm 15V$ operational amplifier supplies down to the single +5V supply used for IC logic.

Their output is compatible with RTL-DTL and TTL as well as MOS circuits and can switch voltages up to +50V at output currents as high as 50mA.


ORDER CODES

Part Number	Temperature Range	Package			
		H	N	J	D
LM111	-55, 125°C	•	•	•	•
LM211	-40, 105°C	•	•	•	•
LM311	0, 70°C	•	•	•	•


Examples : LM111H, LM111J

111-01.TBL

PIN CONNECTIONS (top views)



SCHEMATIC DIAGRAM



111-03.EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	LM111	LM211	LM311	Unit
V _{CC}	Supply Voltage	36	36	36	V
V _{id}	Differential Input Voltage	±30	±30	±30	V
V _i	Input Voltage – (note 1)	±15	±15	±15	V
P _{tot}	Power Dissipation	500			mW
T _{oper}	Operating Free-air Temperature Range	-55 to +125	-40 to +105	0 to +70	°C
T _{stg}	Storage Temperature Range	-65 to +150	-65 to +150	-65 to +150	°C
V ₍₁₋₄₎	Ground to Negative Supply Voltage	30	30	30	V
V ₍₇₋₄₎	Output to Negative Supply Voltage	50	50	40	V

Output short-circuit duration : 10s
 Voltage at strobe pin : V_{CC} - 5V

Maximum junction temperature

LM111 : +150°C
 LM211 : +150°C
 LM311 : +150°C

Note : 1. This rating applies for ±15V supplies. The positive input voltage limit is 30V above the negative. The negative input voltage limit is equal to the negative supply voltage or 30V below the positive supply, whichever is less.

111-02.TBL

ELECTRICAL CHARACTERISTICS


$V_{CC} = \pm 15V$, $T_{amb} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	LM111 - LM211			LM311			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{io}	Input Offset Voltage ($R_S \leq 50k\Omega$) – (note 1) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		0.7	3 4		2	7.5 10	mV
I_{io}	Input Offset Current – (note 1) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		4	10 20		6	50 70	nA
I_{ib}	Input Bias Current – (note 1) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		60	100 150		100	250 300	nA
A_{vd}	Large Signal Voltage Gain	40	200		40	200		V/mV
I_{CC}^{+} I_{CC}^{-}	Supply Currents Positive Negative		5.1 4.1	6 5		5.1 4.1	7.5 5	mA
V_{icm}	Input Common Mode Voltage Range $T_{min.} \leq T_{amb} \leq T_{max.}$	-14.5	+13.8 -14.7	+13	-14.5	+13.8 -14.7	+13	V
V_{OL}	Low Level Output Voltage $T_{amb} = +25^{\circ}C$, $I_O = 50mA$ $V_i \leq -5mV$ $V_i \leq -10mV$ $T_{min.} \leq T_{amb} \leq T_{max.}$ $V_{CC}^{+} \geq +4.5V$, $V_{CC}^{-} = 0$ $I_{sink} = 8mA$		0.75	1.5		0.75	1.5	V
I_{OH}	High Level Output Current $T_{amb} = +25^{\circ}C$ $V_i \geq +5mV$, $V_O = +35V$ $V_i \geq +10mV$, $V_O = +5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$ $V_i \geq +5mV$, $V_O = +35V$		0.2	10		0.2	50	nA nA μA
I_{strobe}	Strobe Current		3			3		mA
t_{re}	Response Time – (note 2)		200			200		ns


- Notes :** 1. The offset voltage, offset current and bias current specifications apply for any supply voltage from a single +5V supply up to +15V supplies.
The offset voltages and offset currents given are the maximum values required to drive the output down to +1V or up to +14V with a 1mA load current. Thus, these parameters define an error band and take into account the worst-case of voltage gain and input impedance.
2. The response time specified (see definitions) is for a 100mV input step with 5mV overdrive.

111-03 TBL


TRANSFER CHARACTERISTICS




OUTPUT LIMITING CHARACTERISTICS




COMMON MODE LIMITS




INPUT OFFSET CURRENT




INPUT BIAS CURRENT




EQUIVALENT INPUT OFFSET ERROR




EQUIVALENT INPUT OFFSET ERROR




LOW LEVEL OUTPUT SATURATION VOLTAGE




LOW LEVEL OUTPUT SATURATION VOLTAGE




INPUT CHARACTERISTICS




RESPONSE TIME FOR VARIOUS INPUT OVERDRIVES




RESPONSE TIME FOR VARIOUS INPUT OVERDRIVES



RESPONSE TIME FOR VARIOUS INPUT OVERDRIVES




RESPONSE TIME FOR VARIOUS INPUT OVERDRIVES




111-06.EPS

TYPICAL APPLICATIONS


CRYSTAL OSCILLATOR




LOW VOLTAGE ADJUSTABLE REFERENCE SUPPLY



100KHz FREE RUNNING MULTIVIBRATOR




TTL INTERFACE WITH HIGH LEVEL LOGIC




AUXILIARY CIRCUITS


STROBE



INCREASING INPUT STAGE CURRENT




OFFSET BALANCING



1.2V TO 37V ADJUSTABLE VOLTAGE REGULATOR

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual". (Order Code AMLISVOREST/1)

- OUTPUT VOLTAGE RANGE : 1.2 TO 37V
- OUTPUT CURRENT IN EXCESS OF 1.5A
(0.5A for TO-39)
- 0.1% LINE AND LOAD REGULATION
- FLOATING OPERATION FOR HIGH VOLTAGES
- COMPLETE SERIES OF PROTECTIONS :
CURRENT LIMITING, THERMAL SHUTDOWN
AND SOA CONTROL



DESCRIPTION

The LM117/LM217/LM317 are monolithic integrated circuit in TO-220 and TO-3 packages intended for use as positive adjustable voltage regulators.

They are designed to supply more than 1.5A of load current with an output voltage adjustable over a 1.2 to 37V range.

The nominal output voltage is selected by means of only a resistive divider, making the device exceptionally easy to use and eliminating the stocking of many fixed regulators.

ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Value	Unit
V_{i-o}	Input-output Differential Voltage	40	V
I_o	Output Current	Internally Limited	
T_{op}	Operating Junction Temperature for:	LM117 LM217 LM317	-55 to 150 °C -25 to 150 °C 0 to 125 °C
P_{tot}	Power Dissipation	Internally Limited	

THERMAL DATA

			TO-3	TO-220	ISOWATT220	TO-39	
$R_{thj-case}$	Thermal Resistance Junction-case	Max	4	3	4	15	°C/W
$R_{thj-amb}$	Thermal Resistance Junction-ambient	Max	35	50	60	160	°C/W

SINGLE OPERATIONAL AMPLIFIERS


- **INPUT OFFSET VOLTAGE :**
 4 mV max. LM118 – LM218
 10 mV max. LM318
- **INPUT BIAS CURRENT :**
 250nA max.
- **INPUT OFFSET CURRENT :**
 50nA max.
- **SLEW RATE OF 150 V/μs AS INVERTING AMPLIFIER**

DESCRIPTION

The LM118, LM218 and LM318 are precision high speed operational amplifiers designed for applications requiring wide bandwidth and high slew rate. They feature internal frequency compensation and a factor of ten increase in speed over general purpose devices.

Although, no external frequency compensation components are needed for operation, feedforward compensation may be used to further increase the speed. For inverting applications, feedforward compensation will boost the slew rate to over 150 V/μs and almost double the bandwidth. However, for non-inverting or differential applications feedforward cannot be used.

The high speed and fast settling time of these op amps make them useful in A/D converters, oscillators, active filters, sample and hold circuits, or general purpose amplifiers.




ORDER CODES

Part Number	Temperature Range	Package			
		H	N	J	D
LM118	-55, + 125°C	•	•	•	•
LM218	-40, + 105°C	•	•	•	•
LM318	0, + 70°C	•	•	•	•


Examples : LM118J, LM218H

118-01.TBL

PIN CONNECTIONS (top views)



SCHEMATIC DIAGRAM



118-03.EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	LM118	LM218	LM318	Unit
V _{CC}	Supply Voltage	±20	±20	±20	V
V _i	Input Voltage - (note 1)	±15	±15	±15	V
I _{id}	Differential Input Current - (note 2)	±10	±10	±10	mA
	Output Short-circuit Duration	Infinite			
P _{tot}	Power Dissipation				mW
	LM318D	500	500	300	
	All other Versions			500	
T _{oper}	Operating Free-air Temperature Range	-55 to +125	-40 to +105	0 to +70	°C
T _{stg}	Storage Temperature Range	-65 to +150	-65 to +150	-65 to +150	°C

- Notes :**
1. For supply voltage less than ±15V, the absolute maximum input voltage is equal to the supply voltage
 2. The inputs are shunted with shunt diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1V is applied between the inputs unless some limiting resistance is used.


ELECTRICAL CHARACTERISTICS

$\pm 5V \leq V_{CC} \leq \pm 20V$, $C_1 = 30pF$, $T_{amb} = 25^\circ C$ (unless otherwise specified)


Symbol	Parameter	LM118 - LM218			LM318			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{io}	Input Offset Voltage ($R_S \leq 10k\Omega$) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		2	4 6		2	10 15	mV
I_{ib}	Input Bias Current $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		160	250 500		160	500 750	nA
I_{io}	Input Offset Current $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		6	50 100		6	200 300	nA
A_{vd}	Large Signal Voltage Gain ($V_{CC} = \pm 15V$, $V_O = \pm 10V$, $R_L = 2k\Omega$) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	50 25	200		25 20	200		V/mV
SVR	Supply Voltage Rejection Ratio ($R_S \leq 10k\Omega$) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	70 70	97		65 65	97		dB
I_{CC}	Supply Current, no Load $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		5	8 15		5	10 15	mA
V_i	Input Voltage Range ($V_{CC} = \pm 15V$) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	-11.5 -11.5		11.5 11.5	-11.5 -11.5		11.5 11.5	V
CMR	Common Mode rejection Ratio ($R_S \leq 10k\Omega$) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	80 80	105		70 70	105		dB
I_{os}	Output Short-circuit Current ($V_{CC} = \pm 15V$) $T_{amb} = 25^\circ C$	10	30	60	10	30	60	mA
$\pm V_{OPP}$	Output Voltage Swing ($V_{CC} = \pm 15V$, $R_L = 2k\Omega$) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	± 12 ± 12	± 13		± 12 ± 12	± 13		V
SR	Slew Rate ($V_{CC} = \pm 15V$, $V_i = \pm 10V$, $R_L = 2k\Omega$, $C_L = 100pF$, $T_{amb} = 25^\circ C$, unity gain) - (note 3)	50	70		50	70		V/ μs
R_i	Input Impedance	1	3		1	3		M Ω
GBP	Gain Bandwidth Product ($V_{CC} = \pm 15V$, $V_i = 10mV$, $R_L = 2k\Omega$, $C_L = 100pF$, $f = 100kHz$)		15			15		MHz
THD	Total Harmonic Distortion ($V_{CC} = \pm 15V$, $f = 1kHz$, $A_v = 20dB$, $R_L = 2k\Omega$, $V_O = 2V_{PP}$, $C_L = 100pF$)		0.008			0.008		%
e_n	Equivalent Input Noise Voltage ($V_{CC} = \pm 15V$, $f = 1kHz$, $R_S = 100\Omega$)		17			17		$\frac{nV}{\sqrt{Hz}}$

Note : 3. May be improved up to 150V/ μs in inverting amplifier configuration (see basic diagrams).


118-03.TBL




118-04.EPS




118-05.EPS




118-06.EPS




118-07.EPS




118-08.EPS




118-09.EPS




118-10.EPS




118-11.EPS




118-12.EPS




118-13.EPS




118-14.EPS




118-15.EPS




118-16.EPS




118-17.EPS




118-18.EPS




118-19.EPS



118-20.EPS




118-21.EPS



* With feedforward compensation


118-22.EPS



118-23.EPS

BASIC DIAGRAMS


FEEDFORWARD COMPENSATION FOR GREATER INVERTING SLEW RATE*



* Slew rate typically 150 V/μs.

118-24.EPS


COMPENSATION FOR MINIMUM SETTLING TIME*



* Settling time to 0.1% for a 10V step change is 800 ns


118-25.EPS

ISOLATING LARGE CAPACITIVE LOADS




118-26.EPS

OFFSET BALANCING




OVERCOMPENSATION




TYPICAL APPLICATION DIAGRAM


FAST SAMPLE AND HOLD



FAST SUMMING AMPLIFIER WITH LOW INPUT CURRENT



D/A CONVERTER USING LADDER NETWORK



HIGH SPEED DUAL COMPARATORS

- TWO INDEPENDENT COMPARATORS
- OPERATES FROM A SINGLE +5V SUPPLY
- TYPICALLY 80ns RESPONSE TIME AT $\pm 15V$
- MINIMUM FAN-OUT OF 2 EACH SIDE
- MAXIMUM INPUT CURRENT OF $1\mu A$ OVER OPERATING TEMPERATURE RANGE
- INPUTS AND OUTPUTS CAN BE ISOLATED FROM SYSTEM GROUND
- HIGH COMMON-MODE SLEW RATE


DESCRIPTION

These products are precision high speed dual comparators designed to operate over a wide range of supply voltages down to a single 5V logic supply and ground and have low input currents and high gains.

The open collector of the output stage makes compatible with TTL as well as capable of driving lamps and relays at currents up to 25mA.

Although designed primarily for applications requiring operation from digital logic supplies, are fully specified for power supplies up to $\pm 15V$.

They feature faster response than the LM111 at the expense of higher power dissipation. However, the high speed, wide operating voltage range and low package count make the much more versatile.




ORDER CODES

Part Number	Temperature Range	Package			
		H	N	J	D
LM119	-55, +125°C	•	•	•	•
LM219	-40, +105°C	•	•	•	•
LM319	0, +70°C	•	•	•	•


Examples : LM119H, LM219N

119-01.TBL

PIN CONNECTIONS (top views)



SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	LM119	LM219	LM319	Unit
$V_O - V_{CC}^-$	Output to Negative Supply Voltage	36	36	36	V
V_{CC}^-	Negative Supply Voltage	25	25	25	V
V_{CC}^+	Positive Supply Voltage	18	18	18	V
V_{id}	Differential Input Voltage	± 5	± 5	± 5	V
V_i	Input Voltage – (note 1)	± 15	± 15	± 15	V
P_{tot}	Power Dissipation	500	500	500	mW
T_{oper}	Operating Free-air Temperature Range	-55 to +125	-40 to +105	0 to +70	$^{\circ}C$
T_{stg}	Storage Temperature Range	-65 to +150	-65 to +150	-65 to +150	$^{\circ}C$

ELECTRICAL CHARACTERISTICS


 $V_{CC} = \pm 15V$, $T_{amb} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	LM119 - LM219			LM319			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{io}	Input Offset Voltage ($R_S \leq 5k\Omega$) – (note 2) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		0.7	4 7		2	8 10	mV
I_{io}	Input Offset Current – (note 2) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		30	75 100		80	200 300	nA
I_{ib}	Input Bias Current – (note 2) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		150	500 1000		250	1000 1200	nA
A_{vd}	Large Signal Voltage Gain	10	40		8	40		V/mV
I_{CC}^{+}	Positive Supply Current $V_{CC} = \pm 15V$ $V_{CC}^{+} = +5V, V_{CC}^{-} = 0V$		8 4.3	11.5		8 4.3	12.5	mA
I_{CC}^{-}	Negative Supply Current		3	4.5		3	5	mA
V_{icm}	Input Common Mode Voltage Range $V_{CC} = \pm 15V$ $V_{CC}^{+} = +5V, V_{CC}^{-} = 0V$	± 12 1	± 13	3	± 12 1	± 13	3	V
V_{id}	Differential Input Voltage			± 5			± 5	V
V_{OL}	Low Level Output Voltage $T_{amb} = +25^{\circ}C, I_o = 25mA$ $V_i \leq -5mV$ $V_i \leq -10mV$ $T_{min.} \leq T_{amb} \leq T_{max.}$ $V_{CC}^{+} \geq +4.5V, V_{CC}^{-} = 0V, I_{O(sink)} < 3.2mA$ $V_i \leq -6mV$ $V_i \leq -10mV$		0.75	1.5		0.75	1.5	V
I_{OH}	High Level Output Current ($V_O = +35V$) $T_{amb} = +25^{\circ}C$ $V_i \geq 5mV$ $V_i \geq 10mV$ $T_{min.} \leq T_{amb} \leq T_{max.}$ $V_i \geq 5mV$		0.2	2		0.2	10	μA
t_{re}	Response Time – (note 3)		80			80		ns


- Notes :**
- For supply voltages less than $\pm 15V$ the absolute maximum input voltage is equal to the supply voltage.
 - These specifications apply for $V_{CC} = \pm 15V$, unless otherwise stated. The offset voltage, offset current and bias current specifications apply for any supply voltage from a single +5V supply up to $\pm 15V$ supplies. The offset voltages and offset current given are the maximum values required to drive the output down to 1V or up to +14V with a 1mA load current. Thus, these parameters define an error band and take into account the worst case effects of voltage gain and input impedance.
 - The response time specified is for a 100mV input step with 5mV overdrive.

119-03.TBL


INPUT BIAS CURRENTS




COMMON MODE LIMITS




OUTPUT SATURATION VOLTAGE




SUPPLY CURRENT



SUPPLY CURRENT




OUTPUT LIMITING CHARACTERISTICS




LM319


INPUT BIAS CURRENTS




COMMON MODE LIMITS



OUTPUT SATURATION VOLTAGE




SUPPLY CURRENT




119-05.EPS


TRANSFER FUNCTION




INPUT CHARACTERISTICS




RESPONSE TIME FOR VARIOUS INPUT OVERDRIVES




RESPONSE TIME FOR VARIOUS INPUT OVERDRIVES



RESPONSE TIME FOR VARIOUS INPUT OVERDRIVES




RESPONSE TIME FOR VARIOUS INPUT OVERDRIVES




YPICAL APPLICATION DIAGRAMS

RELAY DRIVER



119-07.EPS

WINDOW DETECTOR



119-08.EPS

THREE-TERMINAL 3A-5V POSITIVE VOLTAGE REGULATORS

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual". (Order Code AMLISVOREST/1)

- OUTPUT CURRENT : 3A
- INTERNAL CURRENT AND THERMAL LIMITING
- TYPICAL OUTPUT IMPEDANCE : 0.01Ω
- MINIMUM INPUT VOLTAGE : 7.5V
- POWER DISSIPATION : 30W


DESCRIPTION

The LM123, LM223, LM323 are three-terminal positive voltage regulators with a preset 5V output and a load driving capability of 3A. New circuit design and processing techniques are used to provide the high output current without sacrificing the regulation characteristics of lower current devices.

The 3A regulator is virtually blowout proof.

Current limiting, power limiting and thermal shutdown provide the same high level of reliability obtained with these techniques in the LM209, 1A regulator.


An overall worst case specification for the combined effects of input voltage, load current, ambient temperature, and power dissipation ensure that the LM123, LM223, LM323 will perform satisfactorily as a system element.



ORDER CODES


Part Number	Temperature Range	Package	
		K	T
LM123	-55 °C to 150 °C	•	
LM223	-25 °C to 150 °C	•	
LM323	0 °C to 125 °C	•	•

PIN CONNECTION



LOW POWER QUAD OPERATIONAL AMPLIFIERS

- LARGE VOLTAGE GAIN : 100dB
- VERY LOW SUPPLY CURRENT/AMPLI : 375 μ A
- LOW INPUT BIAS CURRENT : 20nA
- LOW INPUT OFFSET VOLTAGE : 2mV
- LOW INPUT OFFSET CURRENT : 2nA
- WIDE POWER SUPPLY RANGE :
 SINGLE SUPPLY : +3V TO +30V
 DUAL SUPPLIES : $\pm 1.5V$ TO $\pm 15V$



DESCRIPTION

These circuits consist of four independent, high gain, internally frequency compensated operational amplifiers which were designed specifically for automotive and industrial control systems. They operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage.


ORDER CODES

Part Number	Temperature Range	Package		
		N	J	D
LM124/A	-55°C, +125°C	•	•	•
LM224/A	-40°C, +105°C	•	•	•
LM324/A	0°C, +70°C	•	•	•
LM2902	-40°C, +105°C	•	•	•


Examples : LM124J, LM224N

124-01.TBL

PIN CONNECTIONS (top view)



SCHEMATIC DIAGRAM (1/4 LM124)



124-02.EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	LM124,A	LM224,A 2902	LM324,A	Unit
V_{cc}	Supply Voltage		± 16 or 32		V
V_i	Input Voltage		-0.3 to +32		V
V_{id}	Differential Input Voltage	+32	+32	+32	V
P_{tot}	Power Dissipation	500	500	500	mW
			400	400	
-	Output Short-circuit Duration - (note 1)		Infinite		
I_{in}	Input Current - (note 6)	50	50	50	mA
T_{oper}	Operating Free Air Temperature Range	-55 to +125	-40 to +105	0 to +70	°C
T_{stg}	Storage Temperature Range	-65 to 150	-65 to 150	-65 to 150	°C

ELECTRICAL CHARACTERISTICS

$V_{CC}^+ = +5V$, $V_{CC}^- = \text{Ground}$, $V_O = 1.4V$, $T_{amb} = +25^\circ C$
(unless otherwise specified)


Symbol	Parameter	LM124A - LM224A LM324A			LM124 - LM224 LM324 - LM2902			Unit	
		Min.	Typ.	Max.	Min.	Typ.	Max.		
V_{io}	Input Offset Voltage (note 3) $T_{amb} = +25^\circ C$		2	3		2	5	mV	
	$T_{min.} \leq T_{amb} \leq T_{max.}$ LM324, LM2902			5			7 7 9		
I_{io}	Input Offset Current $T_{amb} = +25^\circ C$		2	20		2	30	nA	
	$T_{min.} \leq T_{amb} \leq T_{max.}$ LM324, LM2902			40			40		
I_{ib}	Input Bias Current (note 2) $T_{amb} = +25^\circ C$		20	100		20	150	nA	
	$T_{min.} \leq T_{amb} \leq T_{max.}$			200			200		
A_{vd}	Large Signal Voltage Gain ($V_{CC}^+ = +15V$, $R_L = 2k\Omega$, $V_O = 1.4V$ to $11.4V$) $T_{amb} = +25^\circ C$	50	100		50	100		V/mV	
	$T_{min.} \leq T_{amb} \leq T_{max.}$	25			25				
SVR	Supply Voltage Rejection Ratio ($R_S \leq 10k\Omega$) ($V_{CC}^+ = 5V$ to $30V$) $T_{amb} = +25^\circ C$	65	110		65	110		dB	
	$T_{min.} \leq T_{amb} \leq T_{max.}$	65			65				
I_{CC}	Supply Current, all Amp. no load $T_{amb} = +25^\circ C$	$V_{CC} = +5V$		0.7	1.2		0.7	1.2	mA
		$V_{CC} = +30V$		1.5	3		1.5	3	
		$V_{CC} = +5V$		0.8	1.2		0.8	1.2	
		$V_{CC} = +30V$		1.5	3		1.5	3	
V_{icm}	Input Common Mode Voltage Range ($V_{CC} = +30V$) - (note 4) $T_{amb} = +25^\circ C$	0		$V_{CC} - 1.5$	0		$V_{CC} - 1.5$	V	
	$T_{min.} \leq T_{amb} \leq T_{max.}$	0		$V_{CC} - 2$	0		$V_{CC} - 2$		
CMR	Common-mode Rejection Ratio ($R_S \leq 10k\Omega$) $T_{amb} = +25^\circ C$	70	80		70	80		dB	
	$T_{min.} \leq T_{amb} \leq T_{max.}$	60			60				
I_o	Output Short-circuit Current ($V_{id} = +1V$) $V_{CC} = +15V$, $V_o = +2V$	20	40	60	20	40	60	mA	
I_{sink}	Output Sink Current ($V_{id} = -1V$) $V_{CC} = +15V$, $V_o = +2V$	10	20		10	20		mA	
	$V_{CC} = +15V$, $V_o = +0.2V$	12	50		12	50			

124-03.TBL


ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	LM124A - LM224A LM324A			LM124 - LM224 LM324 - LM 2902			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{OH}	High Level Output Voltage (V _{CC} = +30V) T _{amb} = +25°C T _{min.} ≤ T _{amb} ≤ T _{max.} R _L = 2kΩ	26	27		26	27		V
		26			26			
		27	28		27	28		
V _{OL}	Low Level Output Voltage (R _L = 10kΩ) T _{amb} = +25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		5	20		5	20	mV
				20			20	
SR	Slew Rate (V _{CC} = 15V, V _I = 0.5 to 3V, R _L = 2kΩ, C _L = 100pF, T _{amb} = +25°C, unity gain)	0.2	0.4		0.2	0.4		V/μs
GBP	Gain Bandwidth Product (V _{CC} = 30V f = 100kHz, T _{amb} = +25°C, V _{in} = 10mV R _L = 2kΩ, C _L = 100pF)	0.7	1.3		0.7	1.3		MHz
THD	Total Harmonic Distortion (f = 1kHz, A _v = 20dB, R _L = 2kΩ, V _O = 2V _{pp} C _L = 100pF, T _{amb} = +25°C, V _{CC} = 30V)		0.015			0.015		%
e _n	Equivalent Input Noise Voltage (f = 1kHz, R _s = 100Ω, V _{CC} = 30V)		40			40		$\frac{nV}{\sqrt{Hz}}$
DV _{IO}	Input Offset Voltage Drift		7	30		7	30	μV/°C
DI _{IO}	Input Offset Current Drift		10	200		10	200	pA/°C
V _{O1} /V _{O2}	Channel Separation (note 5) 1kHz ≤ f ≤ 20kHz		120			120		dB


- Notes :**
1. Short-circuits from the output to V_{CC} can cause excessive heating if V_{CC} > 15V. The maximum output current is approximately 40mA independent of the magnitude of V_{CC}. Destructive dissipation can result from simultaneous short-circuit on all amplifiers.
 2. The direction of the input current is out of the IC. This current is essentially constant, independent of the state of the output so no loading change exists on the input lines.
 3. V_o = 1.4V, R_s = 0Ω, 5V < V_{CC} < 30V, 0 < V_{ic} < V_{CC} - 1.5V
 4. The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V_{CC} - 1.5V, but either or both inputs can go to +32V without damage.
 5. Due to the proximity of external components insure that coupling is not originating via stray capacitance between these external parts. This typically can be detected as this type of capacitance increases at higher frequencies.
 6. This input current only exists when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistor becoming forward biased and thereby acting as input diodes clamps. In addition to this diode action, there is also NPN parasitic action on the IC chip. this transistor action can cause the output voltages of the Op-amps to go to the V_{CC} voltage level (or to ground for a large overdrive) for the time duration than an input is driven negative.
This is not destructive and normal output will set up again for input voltage higher than -0.3V.




124-03.EPS




124-04.EPS




124-05.EPS



124-06.EPS




124-07.EPS




124-08.EPS


OPEN LOOP FREQUENCY RESPONSE




LARGE SIGNAL FREQUENCY RESPONSE




VOLTAGE FOLLOWER PULSE RESPONSE




OUTPUT CHARACTERISTICS (CURRENT SINKING)




VOLTAGE FOLLOWER PULSE RESPONSE (SMALL SIGNAL)




OUTPUT CHARACTERISTICS (CURRENT SOURCING)







124-10.EPS



124-11.EPS




124-12.EPS




124-13.EPS

TYPICAL SINGLE - SUPPLY APPLICATIONS

AC COUPLED INVERTING AMPLIFIER




AC COUPLED NON-INVERTING AMPLIFIER




TYPICAL SINGLE - SUPPLY APPLICATIONS (continued)

NON-INVERTING DC GAIN




DC SUMMING AMPLIFIER




TYPICAL SINGLE - SUPPLY APPLICATIONS (continued)

HIGH INPUT Z ADJUSTABLE GAIN DC INSTRUMENTATION AMPLIFIER




LOW DRIFT PEAK DETECTOR




TYPICAL SINGLE - SUPPLY APPLICATIONS (continued)

ACTIVE BANDPASS FILTER




HIG INPUT Z, DC DIFFERENTIAL AMPLIFIER



TYPICAL SINGLE - SUPPLY APPLICATIONS (continued)

USING SYMMETRICAL AMPLIFIERS TO REDUCE INPUT CURRENT (GENERAL CONCEPT)



THREE TERMINAL ADJUSTABLE CURRENT SOURCES

- OPERATES from 1V to 40V
- 0.02% V CURRENT REGULATION
- PROGRAMMABLE from 1 μ A to 10mA
- \pm 3% INITIAL ACCURACY

DESCRIPTION


The LM134/LM234/LM334 are 3-terminal adjustable current sources characterized by :

- an operating current range of 10000 : 1
- an excellent current regulation
- a wide dynamic voltage range of 1V to 40V

The current is determined by an external resistor without requiring other external components.

Reverse voltages of up to 20V will only draw a current of several microamperes. This enables the circuit to operate as a rectifier and as a source of current in a.c. applications.

For the LM134/LM234/LM334, the voltage on the control pin is 64mV at +25°C and is directly proportional to the absolute temperature (°K). The simplest external resistor connection generates a current with \approx 0.33%/°C temperature dependence. Zero drift can be obtained by adding an additional resistor and a diode to the external circuit.




ORDER CODES

Part Number	Temperature Range	Package	
		Z	D
LM134	-55°C, +125°C	•	•
LM234	-25°C, +100°C	•	•
LM334	0°C, +70°C	•	•


Example : LM134Z

PIN CONNECTIONS



134-01.TBL

SCHEMATIC DIAGRAM



134-03.EPS

ABSOLUTE MAXIMUM RATING

Symbol	Parameter	LM134 - LM234	LM334	Unit
	Voltage V^+ to V^- Forward Reverse	40 20	30 20	V
V_{ADJ}	ADJ Pin to V^- Voltage	5	5	V
I_{SET}	Set Current	10	10	mA
P_{tot}	Power Dissipation	400	400	mW
T_{stg}	Storage Temperature Range	-65 to +150		°C
T_{oper}	Operating Free-air Temperature Range	LM134 LM234 LM334	-55 to +125 -25 to +100 0 to +70	°C

ELECTRICAL CHARACTERISTICS


$T_j = +25^\circ\text{C}$ with pulse testing so that junction temperature does not change during testing (unless otherwise specified)

Parameter	LM134 - LM234			LM334			Unit
	Min.	Typ.	Max.	Min.	Typ.	Max.	
Set Current Error ($V^+ = +2.5\text{V}$) - (note 1) $10\mu\text{A} \leq I_{\text{SET}} \leq 1\text{mA}$ $1\text{mA} \leq I_{\text{SET}} \leq 5\text{mA}$ $2\mu\text{A} \leq I_{\text{SET}} \leq 10\mu\text{A}$			3 5 8			6 8 12	%
Ratio of Set Current to V^- Current $10\mu\text{A} \leq I_{\text{SET}} \leq 1\text{mA}$ $1\text{mA} \leq I_{\text{SET}} \leq 5\text{mA}$ $2\mu\text{A} \leq I_{\text{SET}} \leq 10\mu\text{A}$	14	18 14 14	23	14	18 14 14	26	
Minimum Operating Voltage $2\mu\text{A} \leq I_{\text{SET}} \leq 100\mu\text{A}$ $100\mu\text{A} \leq I_{\text{SET}} \leq 1\text{mA}$ $1\text{mA} \leq I_{\text{SET}} \leq 5\text{mA}$		0.8 0.9 1			0.8 0.9 1		V
Average change in set current with input voltage $2\mu\text{A} \leq I_{\text{SET}} \leq 1\text{mA}$ $+1.5\text{V} \leq V^+ \leq +5\text{V}$ $+5\text{V} \leq V^+ \leq +40\text{V}$ $1\text{mA} \leq I_{\text{SET}} \leq 5\text{mA}$ $+1.5\text{V} \leq V^+ \leq +5\text{V}$ $+5\text{V} \leq V^+ \leq +40\text{V}$		0.02 0.01	0.05 0.03		0.02 0.01	0.1 0.05	% / V
Temperature Dependence of set current - (note 2) $25\mu\text{A} \leq I_{\text{SET}} \leq 1\text{mA}$	0.96 T	T	1.04 T	0.96 T	T	1.04 T	
Effective Shunt Capacitance		15			15		pF

134-03.TBL


- Notes :**
- Set current is the current flowing into the V^- pin. It is determined by the following formula $I_{\text{set}} = 67.7\text{mV}/R_{\text{set}}$ ($T_j = +25^\circ\text{C}$). Set current error is expressed as a percent deviation from this amount.
 - I_{set} is directly proportional to absolute temperature ($^\circ\text{K}$). I_{set} at any temperature can be calculated from $I_{\text{set}} = I_0 (T/T_0)$ where I_0 is I_{set} measured at T_0 ($^\circ\text{K}$).

OUTPUT IMPEDANCE




134-04.EPS

MAXIMUM SLEW RATE FOR LINEAR OPERATION



134-05.EPS


START UP



TIME (SCALE CHANGES AT EACH CURRENT LEVEL).

134-06.EPS


TRANSIENT RESPONSE



TIME (SCALE CHANGES AT EACH CURRENT LEVEL).

134-07.EPS


VOLTAGE ACROSS R_{set}



TEMPERATURE (°C)

134-08.EPS


CURRENT NOISE



FREQUENCY (Hz)

134-09.EPS


TURN-ON VOLTAGE



V^+ to V^- VOLTAGE (V)

134-10.EPS

RATIO OF I_{set} to V^- CURRENT



I_{set} (mA)

135-11.EPS

APPLICATION HINT

SLEW RATE

At slew rates above a threshold (see curve) the LM134, LM234, LM334 can have a non-linear current characteristic. The slew rate at which this takes place is directly proportional to I_{set} . At $I_{set} = 10\mu\text{A}$, $dv/dt \text{ max.} = 0.01\text{V}/\mu\text{S}$; at $I_{set} = 1\text{mA}$, $dv/dt \text{ max.} = 1\text{V}/\mu\text{S}$. Slew rates of more than $1\text{V}/\mu\text{S}$ do not damage the circuit nor do they produce high currents.

THERMAL EFFECTS

Internal heating can have a significant effect on current regulation for an I_{set} above $100\mu\text{A}$. For example, each increase of 1V in the voltage across the LM134 at $I_{set} = 1\text{mA}$ will increase the junction temperature by $\approx 0.4^\circ\text{C}$ (in still air). The output current (I_{set}) has a temperature coefficient of about $0.33\%/^\circ\text{C}$. Thus the change in current due to the increase in temperature will be $(0.4)(0.33) = 0.132\%$. This is a degradation of $10 : 1$ in regulation versus the true electrical effects. Thermal effects should be taken into account when d.c. regulation is critical and I_{set} is higher than $100\mu\text{A}$. The dissipation of the connections of CB-97 package can reduce this thermal effect by a coefficient of more than 3.

SHUNT CAPACITANCE

In certain applications, the 15pF value for the shunt capacitance should be reduced :

- because of loading problems,
- because of limitation of the output impedance of the current source in a.c. applications. This reduction of the capacitance can be easily carried out by adding a FET as indicated in the typical applications. The value of this capacitance can be reduced by at least 3pF and regulation can be improved by an order of magnitude without any modification of the d.c. characteristics (except for the minimum input voltage).

NOISE

The current noise produced by LM134, LM234, LM334 is about 4 times that of a transistor. If the LM134, LM234, LM334 is utilized as an active load for a transistor amplifier, the noise at the input will increase by about 12dB . In most cases this is acceptable, and a single amplifier can be built with a voltage gain higher than 2000.

LEAD RESISTANCE

The sense voltage which determines the current of the LM134, LM234, LM334, is less than 100mV . At this level, the effects of the thermocouple and the


connection resistance should be reduced by locating the current setting resistor close to the device. Do not use sockets for the ICs. A contact resistance of 0.7Ω is sufficient to decrease the output current by 1% at the 1mA level.

SENSING TEMPERATURE

The LM134, LM234, LM334 are excellent remote controlled temperature sensors because their operation as sources of current preserves their accuracy even in the case of long connecting wires. The output current is directly proportional to the absolute temperature in degrees Kelvin according to the following equation.

$$I_{set} = \frac{(227\mu\text{V}/^\circ\text{K})(T)}{R_{set}}$$

The calibration of the LM134, LM234, LM334 is simplified by the fact that most of the initial accuracy is due to gain limitation (slope error) and not an offset. Gain adjustment is a one point trim because the output of the device extrapolates to zero at 0°K .



This particularity of the LM134, LM234, LM334 is illustrated in the above diagram. Line abc represents the sensor current before adjustment and line a'b'c' represents the desired output. An adjustment of the gain provided at T2 will move the output from b to b' and will correct the slope at the same time so that the output at T1 and T3 will be correct. This gain adjustment can be carried out by means of R_{set} or the load resistor utilized in the circuit. After adjustment, the slope error should be less than 1%. A low temperature coefficient for R_{set} is necessary to keep this accuracy. A $33\text{ppm}/^\circ\text{C}$ temperature drift of R_{set} will give an error of 1% on the slope because the resistance follows the same temperature variations as the LM134, LM234, LM334. Three wires are required to isolate R_{set} from the LM134, LM234, LM334. Since this solution is not recommended. Metal-film resistors with a drift less than $20\text{ppm}/^\circ\text{C}$ are now available. Wirewound resistors can be utilized when very high stability is required.

TYPICAL APPLICATIONS

Figure 1 : Basic 2-terminal Current Source




Figure 2 : Alternate Trimming Technique




Figure 3 : Terminating Remote Sensor for Voltage Output




Figure 4 : Zero Temperature Coefficient Current Source




Figure 5 : Low Output Impedance Thermometer




Figure 6 : Low Output Impedance Thermometer




Figure 7 : Micropower Bias




Figure 8 : Low Input Voltage Reference Driver




Figure 9 : In-line Current Limiter






Figure 10 : Fet Cascading for Low Capacitance



PRECISION TEMPERATURE SENSORS

- DIRECTLY CALIBRATED IN °K
- 1°C INITIAL ACCURACY
- OPERATES FROM 400µA TO 5mA
- LESS THAN 1Ω DYNAMIC IMPEDANCE




DESCRIPTION

The LM135, LM235, LM335 are precision temperature sensors which can be easily calibrated. They operate as a 2-terminal Zener and the breakdown voltage is directly proportional to the absolute temperature at 10mV/°K. The circuit has a dynamic impedance of less than 1Ω and operates within a range of current from 400µA to 5mA without alteration of its characteristics. Calibrated at +25°C, the LM135, LM235, LM335 have a typical error of less than 1°C over a 100°C temperature range. Unlike other sensors, the LM135, LM235, LM335 have a linear output.


ORDER CODES

Part number	Temperature Range	Package	
		Z	D
LM135	-55°C, +150°C	•	•
LM235	-40°C, +125°C	•	•
LM335/A	-40°C, +100°C	•	•

PIN CONNECTIONS



SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	LM135	LM235	LM335,A	Unit
I_R	Current Reverse	15	15	15	mA
I_F	Current Forward	10	10	10	
T_{oper}	Operating Free-air Temperature Range - (note 1) Continuous Intermittent	-55 to +150 +150 to +200	-40 to +125 +125 to +150	-40 to +100 +100 to +125	°C
T_{stg}	Storage Temperature Range	-65 to +150	-65 to +150	-65 to +150	°C

Note : 1. $T_j \leq 150^\circ\text{C}$

TEMPERATURE ACCURACY

Parameter	LM135 - LM235 LM335A			LM335			Unit
	Min.	Typ.	Max.	Min.	Typ.	Max.	
Operating Output Voltage $T_{case} = +25^{\circ}C, I_R = 1mA$	2.95	2.98	3.01	2.92	2.98	3.04	V
Uncalibrated Temperature Error ($I_R = 1mA$) $T_{case} = +25^{\circ}C$ $T_{min.} \leq T_{case} \leq T_{max.}$		1 2	3 5		2 4	6 9	$^{\circ}C$
Temperature Error with $25^{\circ}C$ Calibration $T_{min.} \leq T_{case} \leq T_{max.}, I_R = 1mA$							$^{\circ}C$
LM135 - LM235		0.5	1.5		1	2	
LM335							
LM335A		0.5	1				
Calibrated Error at Extended Temperature $T_{case} = T_{max.}$ (intermittent)		2			2		$^{\circ}C$
Non-linearity ($I_R = 1mA$)							$^{\circ}C$
LM135 - LM235		0.3	1				
LM335					0.3	1.5	
LM335A		0.3	1.5				

135-03.TBL


ELECTRICAL CHARACTERISTICS - (note 1)

Parameter	LM135 - LM235			LM335,A			Unit
	Min.	Typ.	Max.	Min.	Typ.	Max.	
Operating output voltage change with current $400\mu A \leq I_R \leq 5mA$ at constant temperature		2.5	10		3	14	mV
Dynamic Impedance ($I_R = 1mA$)		0.5			0.6		Ω
Output Voltage Temperature Drift		+10			+10		mV/ $^{\circ}C$
Time Constant							s
Still Air		80			80		
Air 0.5m/s		10			10		
Stirred Oil		1			1		
Time Stability ($T_{case} = +125^{\circ}C$)		0.2			0.2		$^{\circ}C/kh$

135-04.TBL


Note : 1. Accuracy measurements are made in a well-stirred oil bath. For other conditions, self heating must be considered.

REVERSE VOLTAGE CHANGE




135-04.EPS

CALIBRATED ERROR




135-05.EPS

REVERSE CHARACTERISTICS




135-06.EPS

RESPONSE TIME




135-07.EPS

DYNAMIC IMPEDANCE




135-08.EPS

NOISE VOLTAGE




135-09.EPS

THERMAL RESISTANCE JUNCTION TO AIR




135-10.EPS

THERMAL TIME CONSTANT




135-11.EPS

THERMAL RESPONSE IN STILL AIR




135-12.EPS

THERMAL RESPONSE IN STIRRED OIL BATH



135-13.EPS

FORWARD CHARACTERISTICS



135-14.EPS

APPLICATION HINTS

There is an easy method of calibrating the device for higher accuracies (see typical applications).


The single point calibration works because the output of the LM135, LM235, LM335 is proportional to the absolute temperature with the extrapolated output of sensor going to 0V at 0°K (-273.15°C). Errors in output voltage versus temperature are only slope. Thus a calibration of the slope at one temperature corrects errors at all temperatures.

The output of the circuit (calibrated or not) can be given by the equation : $V_{OT} = V_{O_{T_0}} \times \frac{T}{T_0}$


where T is the unknown temperature and T₀ is the reference temperature (in °K).

TYPICAL APPLICATIONS

BASIC TEMPERATURE SENSOR



CALIBRATED SENSOR




Nominally the output is calibrated at 10mV/°K.


Precautions should be taken to ensure good sensing accuracy. As in the case of all temperatures sensors, self heating can decrease accuracy. The LM135, LM235, LM335 should operate with a low current, but sufficient to drive the sensor and its calibration circuit to their maximum operating temperature.

If the sensor is used in surroundings where the thermal resistance is constant, the errors due to self heating can be externally calibrated. This is possible if the circuit is biased with a temperature stable current. Heating will then be proportional to zener voltage and therefore temperature. In this way the error due to self heating is proportional to the absolute temperature as scale factor errors.


WIDE OPERATING SUPPLY




AVERAGE TEMPERATURE SENSING




ISOLATED TEMPERATURE SENSOR




SIMPLE TEMPERATURE CONTROLLER



CENTIGRADE THERMOMETER



DIFFERENTIAL TEMPERATURE SENSOR



THERMOCOUPLE COLD JUNCTION COMPENSATION
(compensation for grounded thermocouple)

Thermo-couple	R3	Seebeck Coefficient
J	377Ω	52.3μV/°C
T	308Ω	42.8μV/°C
K	293Ω	40.8μV/°C
S	45.8Ω	6.4μV/°C

Adjustments : compensates for both sensor and resistor tolerances.

1. Short 1N4568.
2. Adjust R1 for SEEBECK coefficient times ambient temperature (in degrees K) across R3.
3. Short LM135 and adjust R2 for voltage across R3 corresponding to thermocouple type.

J	14.32mV	K	11.17mV
T	11.79mV	S	1.768mV

* Select R3 for proper thermocouple type

135-23.EPS

SINGLE POWER SUPPLY COLD JUNCTION COMPENSATION

Thermo-couple	R3	R4	Seebeck Coefficient
J	1.05kΩ	365Ω	52.3μV/°C
T	856Ω	315Ω	42.8μV/°C
K	816Ω	300Ω	40.8μV/°C
S	128Ω	46.3Ω	6.4μV/°C

Adjustments :

1. Adjust R1 for the voltage across R3 equal to the SEEBECK coefficient times ambient temperature in degrees Kelvin.
2. Adjust R2 for voltage across R4 corresponding to thermocouple.

J	14.32mV	K	11.17mV
T	11.79mV	S	1.768mV

* Select R3 and R4 for proper thermocouple

135-24.EPS


THREE-TERMINAL ADJUSTABLE NEGATIVE VOLTAGE REGULATORS

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual". (Order Code AMLISVOREST/1)


- OUTPUT VOLTAGE ADJUSTABLE DOWN TO V_{ref}
- 1.5A GUARANTEED OUTPUT CURRENT
- 0.3%/V TYPICAL LOAD REGULATION
- 0.01%/V TYPICAL LINE REGULATION
- CURRENT LIMIT CONSTANT WITH TEMPERATURE
- RIPPLE REJECTION : 77dB
- STANDARD 3-LEAD TRANSISTOR PACKAGES
- EXCELLENT THERMAL REGULATION: 0.002%/V
- 50ppm/°C TEMPERATURE COEFFICIENT

DESCRIPTION

The LM137 series are adjustable 3-terminal negative voltage regulators capable of supplying in excess - 1.5A over a - 1.2 to - 37V output voltage range. They are exceptionally easy to use and require only two external resistors to set the output voltage. Further, both line and load regulation are better than standard fixed regulators. Also, LM137 regulators are supplied in standard transistor packages which are easily mounted and handled. In addition to higher performance than fixed regulators, the LM137 series offer full overload protection available only in integrated circuits. Included on the chip are current limit, thermal overload protection and safe area protection. All overload protection circuitry remains fully functional even if the adjustment terminal is disconnected.



PIN CONNECTIONS



THREE-TERMINAL 5 A ADJUSTABLE VOLTAGE REGULATORS

- GUARANTEED 7A PEAK OUTPUT CURRENT
- GUARANTEED 5A OUTPUT CURRENT
- ADJUSTABLE OUTPUT DOWN TO 1.2V
- LINE REGULATION TYPICALLY 0.005% /V
- LOAD REGULATION TYPICALLY 0.1%
- GUARANTEED THERMAL REGULATION
- CURRENT LIMIT CONSTANT WITH TEMPERATURE
- STANDARD 3-LEAD TRANSISTOR PACKAGE


DESCRIPTION

The LM138/LM238/LM338 are adjustable 3-terminal positive voltage regulators capable of supplying in excess of 5A over a 1.2V to 32V output range. They are exceptionally easy to use and require only 2 resistors to set the output voltage. Careful circuit design has resulted in outstanding load and line regulation comparable to many commercial power supplies. The LM138 family is supplied in a standard 3-lead transistor package.

A unique feature of the LM138 family is time-dependent current limiting. The current limit circuitry allows peak currents of up to 12A to be drawn from the regulator for short periods of time. This allows the LM138 to be used with heavy transient loads and speeds start-up under full-load conditions. Under sustained loading conditions, the current limit decreases to a safe value protecting the regulator. Also included on the chip are thermal overload protection and safe area protection for the power transistor. Overload protection remains functional even if the adjustment pin is accidentally disconnected.

Normally, no capacitors are needed unless the device is situated far from the input filter capacitors in which case an input bypass is needed. An optional output capacitor can be added to improve transient response. The adjustment terminal can be bypassed to achieve very high ripple rejection ratios which are difficult to achieve with standard 3-terminal regulators. Besides replacing fixed regulators or discrete designs, the LM238 is useful in a wide variety of other applications. Since the regulator is "floating" and sees only the input-to-output differential voltage, supplies of several hundred volts can be regulated as long as the maximum input to input differential is not exceeded.


The LM138/LM238/LM338 are packaged in standard steel TO-3 transistor packages. The LM138 is rated for operation from -55°C to 150°C, the LM238 from -25°C to +150°C and the LM338 from 0°C to +125°C.



ORDER CODE


PART NUMBER	TEMPERATURE RANGE	PACKAGE
		K
LM138	-55 °C to +150 °C	•
LM238	-25 °C to +150 °C	•
LM338	0 °C to +125 °C	•

EXAMPLE: LM138K



LOW POWER QUAD VOLTAGE COMPARATORS

- WIDE SINGLE SUPPLY VOLTAGE RANGE OR DUAL SUPPLIES FOR ALL DEVICES : +2V TO +36V OR $\pm 1V$ TO $\pm 18V$
- VERY LOW SUPPLY CURRENT (1.1mA) INDEPENDENT OF SUPPLY VOLTAGE (1.4mW/comparator at +5V)
- LOW INPUT BIAS CURRENT : 25nA TYP
- LOW INPUT OFFSET CURRENT : $\pm 5nA$ TYP
- LOW INPUT OFFSET VOLTAGE : $\pm 1mV$ TYP
- INPUT COMMON-MODE VOLTAGE RANGE INCLUDES GROUND
- LOW OUTPUT SATURATION VOLTAGE : 250mV TYP. ($I_o = 4mA$)
- DIFFERENTIAL INPUT VOLTAGE RANGE EQUAL TO THE SUPPLY VOLTAGE
- TTL, DTL, ECL, MOS, CMOS COMPATIBLE OUTPUTS



DESCRIPTION

These devices consist of four independent precision voltage comparators with an offset voltage specifications as low as 2mV max for LM339A, LM239A and LM139A. All these comparators were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible.

These comparators also have a unique characteristic in that the input common-mode voltage range includes ground even though operated from a single power supply voltage.


ORDER CODES

Part Number	Temperature Range	Package		
		N	J	D
LM139/A	-55, +125°C	•	•	•
LM239/A	-40, +105°C	•	•	•
LM339/A	0, +70°C	•	•	•
LM2901	-40, +105°C	•	•	•


Examples : LM139AN, LM2901D

139-01.TBL

PIN CONNECTIONS (top view)



SCHEMATIC DIAGRAM (1/4 LM139)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	LM139,A LM239,A	LM339,A	LM2901	Unit
V _{CC}	Supply Voltage	±18 to 36	±18 to 36	±18 to 36	V
V _{id}	Differential Input Voltage	±36	±36	±36	V
V _I	Input Voltage	-0.3 to +36	-0.3 to +36	-0.3 to +36	V
	Output Short-circuit to Ground - (note 1)	Infinite			
P _{tot}	Power Dissipation	570	570	570	mW
T _{oper}	Operating Free-air Temperature Range LM239,A	-55, +125 -40, +105	0, +70	-40, +105	°C
T _{stg}	Storage Temperature Range	-65, +150	-65, +150	-65, +150	°C

Notes : 1. Short-circuit from the output to V_{CC}⁺ can cause excessive heating and eventual destruction. The maximum output current is approximately 20mA, independent of the magnitude of V_{CC}⁺.

139-02.TRI






ELECTRICAL CHARACTERISTICS

$V_{CC}^+ = +5V$, $V_{CC}^- = GND$, $T_{amb} = 25^\circ C$ (unless otherwise specified)

Symbol	Parameter	LM139A - LM239A LM339A			LM139 - LM239 LM339 - LM2901			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{io}	Input Offset Voltage – (note 2) $T_{amb} = +25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	LM2901		1	2	1	5	mV
		LM2901			4		7 9 15	
I_{io}	Input Offset Current $T_{amb} = +25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		3	25 100		5	50 150	nA
I_{ib}	Input Bias Current (I_i^+ or I_i^-) - (note 3) $T_{amb} = +25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		25	100 300		25	250 400	nA
A_{vd}	Large Signal Voltage Gain ($V_{CC} = 15V$, $R_L = 15k\Omega$, $V_O = 1$ to $11V$) LM2901	50	200		50 25	200		V/mV
I_{CC}	Supply Current (all comparators) $V_{CC} = +5V$, no load $V_{CC} = +30V$, no load		1.1 1.3	2 2.5		1.1 1.3	2 2.5	mA
V_{icm}	Input Common Mode Voltage Range - (note 4) ($V_{CC} = 30V$) $T_{amb} = +25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	0	0	$V_{CC}^+ - 1.5$ $V_{CC}^+ - 2$	0	0	$V_{CC}^+ - 1.5$ $V_{CC}^+ - 2$	V
V_{id}	Differential Input Voltage - (note 6)			V_{CC}^+			V_{CC}^+	V
V_{OL}	Low Level Output Voltage ($V_{id} = -1V$, $I_{sink} = 4mA$) $T_{amb} = +25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		250	400 700		250	400 700	mV
I_{OH}	High Level Output Current ($V_{id} = 1V$) ($V_{CC} = V_O = 30V$) $T_{amb} = +25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		0.1	1		0.1	1	nA μA
I_{sink}	Output Sink Current ($V_{id} = -1V$, $V_O = 1.5V$)	6	16		6	16		mA
t_{re}	Response Time – (note 5) ($R_L = 5.1k\Omega$ connected to V_{CC}^+ , $V_{(ref)} = +1.4V$)		1.3			1.3		μs
t_{rel}	Large Signal Response Time ($R_L = 5.1k\Omega$ connected to V_{CC}^+ , $e_i = TTL$, $V_{(ref)} = +1.4V$)		300			300		ns


- Notes :**
- At output switch point, $V_O = 1.4V$, $R_S = 0$ with V_{CC}^+ from 5V to 30V, and over the full input common-mode range (0V to $V_{CC}^+ - 1.5V$).
 - The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output, so no loading charge exists on the reference of input lines.
 - The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is $V_{CC}^+ - 1.5V$, but either or both inputs can go to +30V without damage.
 - The response time specified is for a 100mV input step with 5mV overdrive. For larger overdrive signals 300ns can be obtained.
 - Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than $-0.3V$ (or 0.3V below the negative power supply, if used).

139-03 TRI




TYPICAL APPLICATIONS


BASIC COMPARATOR




DRIVING CMOS




DRIVING TTL




LOW FREQUENCY OP AMP



LOW FREQUENCY OP AMP




TRANSDUCER AMPLIFIER




TYPICAL APPLICATIONS (continued)


TIME DELAY GENERATOR



LOW FREQUENCY OP AMP WITH OFFSET ADJUST




ZERO CROSSING DETECTOR (single power supply)




TYPICAL APPLICATIONS (continued)


TWO-DECADE HIGH-FREQUENCY VCO



LIMIT COMPARATOR




CRYSTAL CONTROLLED OSCILLATOR




SPLIT-SUPPLY APPLICATIONS

ZERO CROSSING DETECTOR




COMPARATOR WITH A NEGATIVE REFERENCE





PROGRAMMABLE
QUAD BIPOLAR OPERATIONAL AMPLIFIERS

- PROGRAMMABLE ELECTRICAL CHARACTERISTICS
- BATTERY POWERED OPERATION
- LOW SUPPLY CURRENT (250µA/amplifier)
- GAIN-BANDWIDTH PRODUCT : 1MHz
- LARGE DC VOLTAGE GAIN : 120dB
- LOW NOISE VOLTAGE : 28nV/VHz
- WIDE POWER SUPPLY RANGE : ±1.5V to ±22V
- CLASSE AB OUTPUT STAGE. NO CROSS-OVER DISTORTION
- OVERLOAD PROTECTION FOR INPUTS AND OUTPUTS



ORDER CODES

Part Number	Temperature Range	Package		
		N	J	D
LM146	-55°C, +125°C	•	•	•
LM246	-40°C, +105°C	•	•	•
LM346	0°C, +70°C	•	•	•

Examples : LM146J, LM246N

146-01.TBL

DESCRIPTION

The LM346 consists of four independent, high gain, internally compensated, low power programmable amplifiers. Two external resistors (R_{set}) allow the user to program the gain-bandwidth product, slew rate, supply current, input bias current, input offset current and input noise. For example the user can trade-off supply current for bandwidth or optimize noise figure for a given source resistance. In a similar way other amplifier characteristics can be tailored to the application.


Except for the two programming pins at the end of the package the LM346 pin out is the same as the LM324 and LM348.

PROGRAMMING EQUATIONS :

- Total supply current = 1mA ($I_{set} = 10\mu A$)
- Gain-bandwidth product = 1MHz ($I_{set} = 10\mu A$)
- Slew rate = 0.5V/µs ($I_{set} = 10\mu A$)
- Input bias current ≈ 30 nA ($I_{set} = 10\mu A$)
- I_{set} = current into pin 8 and pin 9 (see schematic diagram)


$$I_{set} = \frac{V_{CC}^+ - V_{CC}^- - 0.6V}{R_{set}}$$

PIN CONNECTIONS (top view)



146-01.EPS

SCHEMATIC DIAGRAM (1/4 LM146)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	LM146	LM246	LM346	Unit
V_{CC}	Supply Voltage	± 22	± 22	± 22	V
V_i	Input Voltage - (note 1)	± 15	± 15	± 15	V
V_{id}	Differential Input Voltage	± 30	± 30	± 30	V
	Output Short-circuit Duration - (note 2)	Infinite			
P_{tot}	Power Dissipation N/D Suffix J Suffix	500 900			mW
T_{oper}	Operating Free-air Temperature Range	-55 to $+125$	-40 to $+105$	0 to $+70$	$^{\circ}C$
T_{stg}	Storage Temperature Range	-65 to $+150$	-65 to $+150$	-65 to $+150$	$^{\circ}C$


- Notes :**
1. For supply voltages less than $\pm 15V$, the absolute maximum input voltage is equal to the supply voltage.
 2. Any of the amplifier outputs can be shorted to ground indefinitely ; however more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

ELECTRICAL CHARACTERISTICS


 $V_{CC} = \pm 15V$, $I_{set} = 10\mu A$, $T_{amb} = +25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	LM146			LM246 - LM346			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{io}	Input Offset Voltage ($R_S \leq 10k\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		0.5	3 5		0.5	5 6	mV
I_{io}	Input Offset Current $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		2	20 25		2	100 100	nA
I_{ib}	Input Bias Current $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		30	100 100		30	250 250	nA
A_{vd}	Large Signal Voltage Gain ($V_o = \pm 10V$, $R_L = 10k\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	100 50	1000		50 25	1000		V/mV
SVR	Supply Voltage Rejection Ratio ($R_S \leq 10k\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	80 80	110		80 80	110		dB
I_{CC}	Supply Current, all Amp, no Load $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	2 2		1	2 2	mA
V_{icm}	Input Common Mode Voltage Range $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	± 13.5 ± 13.5			± 13.5 ± 13.5			V
CMR	Common Mode Rejection Ratio ($R_S \leq 10k\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	80 70	110		80 70	110		dB
I_{OS}	Output Short-circuit Current $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	10 4	20	30 35	10 4	20	30 35	mA
$\pm V_{opp}$	Output Voltage Swing ($R_L = 10k\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	12 12	14		12 12	14		V
SR	Slew Rate ($V_i = \pm 10V$, $R_L = 10k\Omega$, $C_L = 100pF$, $T_{amb} = 25^{\circ}C$, unity Gain)	0.3	0.5		0.3	0.5		V/ μs
R_i	Input Resistance		1			1		M Ω
C_i	Input Capacitance		2			2		pF
V_{o1}/V_{o2}	Channel Separation ($R_L = 10k\Omega$, $V_o = 12V_{pp}$)		120			120		dB
GBP	Gain Bandwidth Product ($V_i = 10$ mV, $R_L = 10k\Omega$, $C_L = 100pF$ $f = 100kHz$, $T_{amb} = 25^{\circ}C$)	0.8	1		0.5	1		MHz
THD	Total Harmonic Distortion ($f = 1kHz$, $A_v = 20dB$, $R_L = 10k\Omega$, $C_L = 100pF$, $T_{amb} = 25^{\circ}C$, $V_o = 2V_{pp}$)		0.015			0.015		%
e_n	Equivalent Input Noise Voltage ($f = 1kHz$, $R_S = 100\Omega$)		28			28		$\frac{nV}{\sqrt{Hz}}$


146-03.TBL




146-03.EPS




146-04.EPS




146-05.EPS




146-06.EPS




146-07.EPS




146-08.EPS




146-09.EPS




146-10.EPS




146-11.EPS



146-12.EPS




146-13.EPS




146-14.EPS

INPUT BIAS CURRENT vs TEMPERATURE




146-15.EPS

INPUT OFFSET CURRENT vs TEMPERATURE




146-16.EPS

SUPPLY CURRENT vs TEMPERATURE




146-17.EPS

OPEN LOOP VOLTAGE GAIN vs TEMPERATURE




146-18.EPS

GAIN BANDWIDTH PRODUCT vs TEMPERATURE




146-19.EPS


SLEW RATE vs TEMPERATURE




146-20.EPS




146-21.EPS




146-22.EPS




146-23.EPS



146-24.EPS




146-25.EPS



146-26.EPS

FOUR UA741
QUAD BIPOLAR OPERATIONAL AMPLIFIERS

- LOW SUPPLY CURRENT : 0.53mA/AMPLIFIER
- CLASS AB OUTPUT STAGE : NO CROSS-OVER DISTORTION
- PIN COMPATIBLE WITH LM124
- LOW INPUT OFFSET VOLTAGE : 1mV
- LOW INPUT OFFSET CURRENT : 2nA
- LOW INPUT BIAS CURRENT : 30nA
- GAIN BANDWIDTH PRODUCT : 1.3MHz
- HIGH DEGREE OF ISOLATION BETWEEN AMPLIFIERS : 120dB
- OVERLOAD PROTECTION FOR INPUTS AND OUTPUTS


ORDER CODES

Part Number	Temperature Range	Package		
		N	J	D
LM148	-55°C, +125°C	•	•	•
LM248	-40°C, +105°C	•	•	•
LM348	0°C, +70°C	•	•	•


Examples : LM148J, LM348D

148-01.TBL


DESCRIPTION

The LM148 consists of four independent, high gain internally compensated, low power operational amplifiers which have been designed to provide functional characteristics identical to those of the familiar UA741 operational amplifier. In addition the total supply current for all four amplifiers is comparable to the supply current of a single UA741 type op amp. Other features include input offset current and input bias current which are much less than those of a standard UA741. Also, excellent isolation between amplifiers has been achieved by independently biasing each amplifier and using layout techniques which minimize thermal coupling.

The LM148 can be used anywhere multiple UA741 type amplifiers are being used and in applications where amplifier matching or high packing density is required.

PIN CONNECTIONS (top view)


SCHEMATIC DIAGRAM



148-02.EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	LM148	LM248	LM348	Unit
V_{CC}	Supply Voltage	± 22	± 22	± 22	V
V_{id}	Differential Input Voltage	± 44	± 44	± 44	V
V_i	Input Voltage (note 1)	± 22	± 22	± 22	V
P_{tot}	Power Dissipation	500	500	500	mW
	Output Short-circuit Duration (note 2)	Infinite			
T_{oper}	Operating Free-air Temperature Range	-55, +125	-40, +105	0, +70	$^{\circ}C$
T_{stg}	Storage Temperature Range	-65, +150	-65, +150	-65, +150	$^{\circ}C$

- Notes :**
1. For supply voltage less than maximum value, the absolute maximum input voltage is equal to the supply voltage.
 2. Any of the amplifier outputs can be shorted to ground indefinitely ; however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.


148-02.TBL

ELECTRICAL CHARACTERISTICS


 $V_{CC} = \pm 15V$, $T_{amb} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	LM148 - LM248 - LM348			Unit
		Min.	Typ.	Max.	
V_{io}	Input Offset Voltage ($R_S \leq 10k\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	5 6	mV
i_{io}	Input Offset Current $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		2	25 75	nA
i_{ib}	Input Bias Current $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		30	100 300	nA
A_{vd}	Large Signal Voltage Gain ($V_o = \pm 10V$, $R_L = 2k\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	50 25	160		V/mV
SVR	Supply Voltage Rejection Ratio ($R_S \leq 10k\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	77 77	100		dB
I_{CC}	Supply Current, all Amp, no Load $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		2.1	3.6 4.8	mA
V_{icm}	Input Common Mode Voltage Range $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	± 12 ± 12			V
CMR	Common Mode Rejection Ratio ($R_S \leq 10k\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	70 70	110		dB
I_{OS}	Output Short-circuit Current $T_{amb} = 25^{\circ}C$	10	25	35	mA
$\pm V_{opp}$	Output Voltage Swing $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	$R_L = 10k\Omega$ $R_L = 2k\Omega$ $R_L = 10k\Omega$ $R_L = 2k\Omega$	12 10 12 10	13 12	V
SR	Slew Rate ($V_i = \pm 10V$, $R_L = 10k\Omega$, $C_L = 100pF$, $T_{amb} = 25^{\circ}C$, unity Gain)	0.25	0.5		V/ μs
t_r	Rise Time ($V_i = \pm 10V$, $R_L = 10k\Omega$, $C_L = 100pF$, $T_{amb} = 25^{\circ}C$, unity Gain)		0.3		μs
K_{OV}	Overshoot ($V_i = \pm 10V$, $R_L = 10k\Omega$, $C_L = 100pF$, $T_{amb} = 25^{\circ}C$, unity Gain)		5		%
R_i	Input Resistance	0.8	2.5		M Ω
GBP	Gain Bandwidth Product ($V_i = 10$ mV, $R_L = 10k\Omega$, $C_L = 100pF$, $f = 100kHz$, $T_{amb} = 25^{\circ}C$)	0.7	1.3		MHz
THD	Total Harmonic Distortion ($f = 1kHz$, $A_v = 20dB$, $R_L = 10k\Omega$, $C_L = 100pF$, $T_{amb} = 25^{\circ}C$, $V_o = 2V_{pp}$)		0.08		%
e_n	Equivalent Input Noise Voltage ($f = 1kHz$, $R_S = 100\Omega$)		40		$\frac{nV}{\sqrt{Hz}}$
V_{O1}/V_{O2}	Channel Separation		120		dB


148-03.TBL




148-03.EPS




148-04.EPS




148-05.EPS



148-06.EPS




148-07.EPS




148-08.EPS

COMMON MODE REJECTION RATIO vs FREQUENCY




148-09.EPS

OPEN LOOP FREQUENCY RESPONSE




148-10.EPS

BODE PLOT (LM148)




148-11.EPS

LARGE SIGNAL PULSE RESPONSE (LM148)




148-12.EPS

SMALL SIGNAL PULSE RESPONSE (LM148)




148-13.EPS


GAIN BANDWIDTH PRODUCT vs AMBIENT TEMPERATURE




148-14.EPS




148-15.EPS




148-16.EPS




148-17.EPS




148-18.EPS




148-19.EPS



148-20.EPS




148-21.EPS



148-22.EPS

TEST CIRCUITS




148-23.EPS

**THREE-TERMINAL 3 A
ADJUSTABLE VOLTAGE REGULATORS**

For complete specification refer to " Linear & Switching Voltage Regulators Appl. Manual ". (Order Code AMLISVOREST/1)

- GUARANTEED 3A OUTPUT CURRENT
- ADJUSTABLE OUTPUT DOWN TO 1.2V
- LINE REGULATION TYPICALLY 0.005% /V
- LOAD REGULATION TYPICALLY 0.1%
- GUARANTEED THERMAL REGULATION
- CURRENT LIMIT CONSTANT WITH TEMPERATURE
- STANDARD 3-LEAD TRANSISTOR PACKAGE




ORDER CODE

PART NUMBER	TEMPERATURE RANGE	PACKAGE
		K
LM150	-55 °C to + 150 °C	•
LM250	-25 °C to + 150 °C	•
LM350	0 °C to + 125 °C	•

EXAMPLE: LM150K


PIN CONNECTION
(bottom view)



Case is output

LOW POWER DUAL OPERATIONAL AMPLIFIERS

- INTERNALLY FREQUENCY COMPENSATED
- LARGE DC VOLTAGE GAIN : 100dB
- WIDE BANDWIDTH (unity gain) : 1.1MHz (temperature compensated)
- VERY LOW SUPPLY CURRENT/AMPLI (500 μ A) - ESSENTIALLY INDEPENDENT OF SUPPLY VOLTAGE
- LOW INPUT BIAS CURRENT : 20nA (temperature compensated)
- LOW INPUT OFFSET VOLTAGE : 2mV
- LOW INPUT OFFSET CURRENT : 2nA
- INPUT COMMON-MODE VOLTAGE RANGE INCLUDES GROUND
- DIFFERENTIAL INPUT VOLTAGE RANGE EQUAL TO THE POWER SUPPLY VOLTAGE
- LARGE OUTPUT VOLTAGE SWING 0V TO ($V_{CC} - 1.5V$)



DESCRIPTION

These circuits consist of two independent, high gain, internally frequency compensated which were designed specifically to operate from a single power supply over a wide range of voltages. The low power supply drain is independent of the magnitude of the power supply voltage.

Application areas include transducer amplifiers, dc gain blocks and all the conventional op-amp circuits which now can be more easily implemented in single power supply systems. For example, these circuits can be directly operated off the standard +5V power supply voltage which is used in logic systems and will easily provide the required interface electronics without requiring any additional power supply.

In the linear mode the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage.


The gain-bandwidth product is temperature compensated.

ORDER CODES


Part Number	Temperature Range	Package			
		H	N	J	D
LM158/A	-55°C, +125°C	•	•	•	•
LM258/A	-40°C, +105°C	•	•	•	•
LM358/A	0°C, +70°C	•	•	•	•
LM2904	-40°C, +105°C	•	•	•	•

Examples : LM158H, LM258N, LM2904D

PIN CONNECTIONS (top views)



SCHEMATIC DIAGRAM (1/2 LM158)



158-03.EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	LM158,A	LM258,A LM2904	LM358,A	Unit
V _{CC}	Supply Voltage	+32	+32	+32	V
V _i	Input Voltage	-0.3 to +32	-0.3 to +32	-0.3 to +32	V
V _{id}	Differential Input Voltage	+32	+32	+32	V
	Output Short-circuit Duration - (note 2)		Infinite		
P _{tot}	Power Dissipation	500	500	500	mW
I _{in}	Input Current - (note 1)	50	50	50	mA
T _{oper}	Operating Free-air Temperature Range	-55 to +125	-40 to +105	0 to +70	°C
T _{stg}	Storage Temperature Range	-65 to +150	-65 to +150	-65 to +150	°C

ELECTRICAL CHARACTERISTICS

$V_{CC}^+ = +5V$, $V_{CC}^- = \text{Ground}$, $V_O = 1.4V$, $T_{amb} = 25^\circ C$ (unless otherwise specified)

Symbol	Parameter	LM158A LM258A LM358A			LM158 - LM258 LM358 - LM2904			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{io}	Input Offset Voltage - (note 3) $T_{amb} = 25^\circ C$		1	3		2	7 5	mV
	$T_{min.} \leq T_{amb} \leq T_{max.}$ LM158, LM258 LM158A LM158, LM258			2 4			9 7	
i_{io}	Input Offset Current $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		2	10 30		2	30 40	nA
i_{ib}	Input Bias Current - (note 4) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		20	50 100		20	150 200	nA
A_{vd}	Large Signal Voltage Gain ($V_{CC} = +15V$, $R_L = 2k\Omega$, $V_O = 1.4V$ to $11.4V$) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	50 25	100		50 25	100		V/mV
SVR	Supply Voltage Rejection Ratio ($R_S = 10k\Omega$) ($V_{CC} = 5$ to $30V$) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	65 65	100		65 65	100		dB
I_{CC}	Supply Current, all Amp, no Load $V_{CC} = +5V$, $T_{min.} \leq T_{amb} \leq T_{max.}$ $V_{CC} = +30V$, $T_{min.} \leq T_{amb} \leq T_{max.}$		0.7	1.2 2		0.7	1.2 2	mA
V_{icm}	Input Common Mode Voltage Range ($V_{CC} = +30V$) - (note 6) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	0 0		$V_{CC}^+ - 1.5$ $V_{CC}^+ - 2$	0 0		$V_{CC}^+ - 1.5$ $V_{CC}^+ - 2$	V
CMR	Common-mode Rejection Ratio ($R_S = 10k\Omega$) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	70 60	85		70 60	85		dB
I_O	Output Short Circuit Current ($V_{CC} = +15V$, $V_O = 2V$, $V_{id} = +1V$)		20	40 60		20	40 60	mA
I_{sink}	Output Current Sink ($V_{id} = -1V$) $V_{CC} = +15V$, $V_O = 2V$ $V_{CC} = +15V$, $V_O = +0.2V$	10 12	20 50		10 12	20 50		mA μA
V_{OPP}	Output Voltage Swing ($R_L = 2k\Omega$) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	0 0		$V_{CC}^+ - 1.5$ $V_{CC}^+ - 2$	0 0		$V_{CC}^+ - 1.5$ $V_{CC}^+ - 2$	V
V_{OH}	High Level Output Voltage ($V_{CC}^+ = 30V$) $T_{amb} = 25^\circ C$ $R_L = 2k\Omega$ $T_{min.} \leq T_{amb} \leq T_{max.}$ $T_{amb} = 25^\circ C$ $R_L = 10k\Omega$ $T_{min.} \leq T_{amb} \leq T_{max.}$	26 26 27 27	27		26 26 27 27	27		V
V_{OL}	Low Level Output Voltage ($R_L = 10k\Omega$) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		5	20 20		5	20 20	mV
SR	Slew Rate ($V_{CC} = 15V$, $V_I = 0.5$ to $3V$, $R_L = 2k\Omega$, $C_L = 100pF$, $T_{amb} = 25^\circ C$, unity gain)	0.3	0.6		0.3	0.6		V/ μs


158-03.TBL

ELECTRICAL CHARACTERISTICS (continued)


Symbol	Parameter	LM158A LM258A LM358A			LM158 - LM258 LM358 - LM2904			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
GBP	Gain Bandwidth Product ($V_{CC} = 30V$, $f = 100kHz$, $T_{amb} = 25^{\circ}C$, $V_{in} = 10mV$, $R_L = 2k\Omega$, $C_L = 100pF$)	0.7	1.1		0.7	1.1		MHz
THD	Total Harmonic Distortion ($f = 1kHz$, $A_v = 20dB$, $R_L = 2k\Omega$, $V_{CC} = 30V$, $C_L = 100pF$, $T_{amb} = 25^{\circ}C$, $V_O = 2\text{ pp}$)		0.02			0.02		%
e_n	Equivalent Input Noise voltage ($f = 1kHz$, $R_s = 100\Omega$, $V_{CC} = 30V$)		55			55		$\frac{nV}{\sqrt{Hz}}$
DV_{io}	Input Offset Voltage Drift		7	15		7	30	$\mu V/^{\circ}C$
DI_{io}	Input Offset Current Drift		10	200		10	300	$pA/^{\circ}C$
V_{O1}/V_{O2}	Channel Separation (note 5) $1kHz \leq f \leq 20kHz$		120			120		dB

- Notes :
1. This input current only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistor becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also NPN parasitic action on the IC chip. This transistor action can cause the output voltages of the Op-amps to go to the V_{CC} voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output will set up again for input voltage higher than $-0.3V$.
 2. Short-circuits from the output to V_{CC} can cause excessive heating if $V_{CC} > 15V$. The maximum output current is approximately 40mA independent of the magnitude of V_{CC} . Destructive dissipation can result from simultaneous short-circuits on all amplifiers.
 3. $V_O = 1.4V$, $R_S = 0\Omega$, $5V < V_{CC} < 30V$, $0 < V_{ie} < V_{CC} - 1.5V$.
 4. The direction of the input current is out of the IC. This current is essentially constant, independent of the state of the output so no loading change exists on the input lines.
 5. Due to the proximity of external components insure that coupling is not originating via stray capacitance between these external parts. This typically can be detected as this type of capacitance increases at higher frequencies.
 6. The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than $0.3V$. The upper end of the common-mode voltage range is $V_{CC} - 1.5V$.
But either or both inputs can go to $+32V$ without damage.


OPEN LOOP FREQUENCY RESPONSE (Note 3)




LARGE SIGNAL FREQUENCY RESPONSE



VOLTAGE FOLLOWER PULSE RESPONSE




OUTPUT CHARACTERISTICS




158-04.EPS

COMMON-MODE REJECTION RATIO




158-05.EPS


VOLTAGE FOLLOWER PULSE RESPONSE (SMALL SIGNAL)




OUTPUT CHARACTERISTICS




INPUT CURRENT (Note 1)




CURRENT LIMITING (Note 1)




INPUT VOLTAGE RANGE



SUPPLY CURRENT




VOLTAGE GAIN




158-07.EPS

INPUT CURRENT




158-08.EPS

VOLTAGE GAIN




158-09.EPS

GAIN BANDWIDTH PRODUCT




158-10.EPS

POWER SUPPLY REJECTION RATIO



158-11.EPS


COMMON MODE REJECTION RATIO




158-12.EPS

TYPICAL APPLICATIONS (single supply voltage) $V_{CC} = +5V_{DC}$

AC COUPLED INVERTING AMPLIFIER




AC COUPLED NON INVERTING AMPLIFIER




TYPICAL APPLICATIONS (single supply voltage) $V_{CC} = +5V_{DC}$ (continued)

NON INVERTING DC AMPLIFIER




DC SUMMING AMPLIFIER



TYPICAL APPLICATIONS (single supply voltage) $V_{CC} = +5V_{DC}$ (continued)

HIGH INPUT IMPEDANCE, DC DIFFERENTIAL AMPLIFIER




for $\frac{R1}{R2} = \frac{R4}{R3}$ (CMRR depends on this resistor ratio match)

$$V_o = (1 + \frac{R4}{R3})(v2 - v1)$$

As shown : $V_o = 2 (V2 - V1)$

158-17.EPS


USING SYMMETRICAL AMPLIFIERS TO REDUCE INPUT CURRENT (general concept)




158-18.EPS

TYPICAL APPLICATIONS (single supply voltage) $V_{CC} = +5V_{DC}$ (continued)

HIGH INPUT Z ADJUSTABLE-GAIN DC INSTRUMENTATION AMPLIFIER




LOW DRIFT PEAK DETECTOR



TYPICAL APPLICATIONS (single supply voltage) $V_{CC} = +5V_{DC}$ (continued)

ACTIVE BAND-PASS FILTER



LOW POWER DUAL VOLTAGE COMPARATORS


- WIDE SINGLE SUPPLY VOLTAGE RANGE OR DUAL SUPPLIES +2V TO +36V OR $\pm 1V$ TO $\pm 18V$
- VERY LOW SUPPLY CURRENT (0.4mA) INDEPENDENT OF SUPPLY VOLTAGE (1 mW/comparator at +5V)
- LOW INPUT BIAS CURRENT : 25nA TYP
- LOW INPUT OFFSET CURRENT : $\pm 5nA$ TYP
- LOW INPUT OFFSET VOLTAGE : $\pm 1mV$ TYP
- INPUT COMMON-MODE VOLTAGE RANGE INCLUDES GROUND
- LOW OUTPUT SATURATION VOLTAGE : 250mV TYP. ($I_o = 4mA$)
- DIFFERENTIAL INPUT VOLTAGE RANGE EQUAL TO THE SUPPLY VOLTAGE
- TTL, DTL, ECL, MOS, CMOS COMPATIBLE OUTPUTS

DESCRIPTION

These devices consist of two independent precision voltage comparators with an offset voltage specifications as low as 2mV max for LM393A, LM293A and LM193A.

All these comparators were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible.

These comparators also have a unique characteristic in that the input common-mode voltage range includes ground even though operated from a single power supply voltage.




ORDER CODES


Part Number	Temperature Range	Package			
		H	N	J	D
LM193/A	-55, +125°C	•	•	•	•
LM293/A	-40, +105°C	•	•	•	•
LM393/A	0, +70°C	•	•	•	•
LM2903	-40, +105°C	•	•	•	•

Examples : LM193H, LM393D

PIN CONNECTIONS (top views)



SCHEMATIC DIAGRAM (1/2 LM193)



193-03.EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	LM193,A	LM293,A	LM393,A LM2903	Unit
V _{CC}	Supply Voltage	±18 or 36	±18 or 36	±18 or 36	V
V _{id}	Differential Input Voltage	±36	±36	±36	V
V _i	Input Voltage	-0.3 to +36	-0.3 to +36	-0.3 to +36	V
-	Output Short-circuit to Ground - (note 1)	Infinite			
P _{tot}	Power Dissipation	LM393AH 830	830	570 830	mW
T _{oper}	Operating Free-air Temperature Range	-55 to +125	-40 to +105	0 to +70 -40 to +105	°C
T _{stg}	Storage Temperature Range	-65 to +150	-65 to +150	-65 to +150	°C

Notes : 1. Short-circuit from the output to V_{CC}⁺ can cause excessive heating and eventual destruction. The maximum output current is approximately 20mA, independent of the magnitude of V_{CC}⁺.

193-02.TBL






ELECTRICAL CHARACTERISTICS

$V_{CC}^+ = +5V$, $V_{CC}^- = GND$, $T_{amb} = 25^{\circ}C$ (unless otherwise specified)


Symbol	Parameter	LM193A - LM293A LM393A			LM193 - LM293 LM393 - LM2903			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{io}	Input Offset Voltage – (note 2) $T_{amb} = +25^{\circ}C$		1	2		1	5 7 9 15	mV
	$T_{min.} \leq T_{amb} \leq T_{max.}$ LM2903			4				
I_{ib}	Input Bias Current – (note 3) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		25	100 300		25	250 400	nA
I_{io}	Input Offset Current $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		3	25 100		5	50 150	nA
A_{vd}	Large Signal Voltage Gain $V_{CC} = 15V$, $R_L = 15k\Omega$, $V_O = 1$ to $11V$ LM2903	50	200		50 25	200		V/mV
I_{CC}	Supply Current (all comparators) $V_{CC} = 5V$, no load $V_{CC} = 30V$, no load		0.4 1	1 2.5		0.4 1	1 2.5	mA
V_{icm}	Input Common Mode Voltage Range - (note 4) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	0 0		$V_{CC}^+ - 1.5$ $V_{CC}^+ - 2$	0 0		$V_{CC}^+ - 1.5$ $V_{CC}^+ - 2$	V
V_{id}	Differential Input Voltage - (note 6)			V_{CC}^+			V_{CC}^+	V
I_{sink}	Output Sink Current ($V_{id} = -1V$, $V_O = 1.5V$)	6	16		6	16		mA
V_{OL}	Low Level Output Voltage ($V_{id} = -1V$, $I_{sink} = 4mA$) $T_{amb} = 25^{\circ}C$ $T_{min.} < T_{amb} < T_{max}$		250	400 700		250	400 700	mV
I_{OH}	High Level Output Current ($V_{id} = 1V$, $V_{CC} = V_O = 30V$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max}$		0.1	1		0.1	1	nA μA
t_{re}	Response Time ($R_L = 5.1k\Omega$ to V_{CC}^+ , $V_{ref} = +1.4V$) – (note 5)		1.3			1.3		μs
t_{rel}	Large Signal Response Time ($V_i = TTL$, $V_{ref} = +1.4 V$, $R_L = 5.1k\Omega$ to V_{CC}^+)		300			300		ns

- notes :**
- At output switch point. $V_O = 1.4V$. $R_S = 0\Omega$ with V_{CC}^+ from 5V to 30V and over the full input common-mode range (0V to $V_{CC}^+ - 1.5V$).
 - The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output, so no loading charge exists on the reference or input lines.
 - The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is $V_{CC}^+ - 1.5V$, but either or both inputs can go to +30V without damage.
 - The response time specified is for a 100mV input step with 5mV overdrive. For larger overdrive signals 300ns can be obtained.
 - Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range the comparator will provide a proper output state. The low input voltage state must not be less than $-0.3V$ (or 0.3V below the negative power supply, if used).


193-03 TBL




TYPICAL APPLICATIONS
BASIC COMPARATOR




DRIVING CMOS




DRIVING TTL




LOW FREQUENCY OP AMP




LOW FREQUENCY OP AMP




TRANSDUCER AMPLIFIER




LOW FREQUENCY OP AMP WITH OFFSET ADJUST




ZERO CROSSING DETECTOR (SINGLE POWER SUPPLY)




TWO DECADES HIGH FREQUENCY VCO




LIMIT COMPARATOR




CRYSTAL CONTROLLED OSCILLATOR



SPLIT-SUPPLY APPLICATIONS
ZERO CROSSING DETECTOR




COMPARATOR WITH A NEGATIVE REFERENCE



2.5V VOLTAGE REFERENCES

- LOW TEMPERATURE COEFFICIENT
- WIDE OPERATING CURRENT OF 400 μ A TO 10mA
- 0.2 Ω DYNAMIC IMPEDANCE
- GUARANTEED TEMPERATURE STABILITY
- FAST TURN-ON



DESCRIPTION


The LM236 and LM336 are precision 2.5V regulator diodes. These voltage reference monolithic ICs operate like 2.5V zener diodes with a low temperature coefficient and a dynamic impedance of 0.2 Ω . A third pin enables adjusting the reference voltage and the temperature coefficient.

ORDER CODES


Part number	Temperature Range	Package	
		Z	D
LM236/A	-25 $^{\circ}$ C, +85 $^{\circ}$ C	•	•
LM336/B	0 $^{\circ}$ C, +70 $^{\circ}$ C	•	•

236-01.TBL

PIN CONNECTIONS



SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	LM236,A	LM336,B	Unit
I_R I_F	Current Reverse Forward	15 10	15 10	mA
T_{oper}	Operating Free-air Temperature Range	-25 to +85	0 to +70	°C
T_{stg}	Storage Temperature Range	-65 to +150		°C


ELECTRICAL CHARACTERISTICS

LM236,A $-25^{\circ}\text{C} \leq T_{amb} \leq +85^{\circ}\text{C}$


LM336,B $0^{\circ}\text{C} \leq T_{amb} \leq +70^{\circ}\text{C}$

(unless otherwise specified)


Symbol	Parameter	LM236,A			LM336,B			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_R	Reverse Breakdown Voltage ($T_{amb} = +25^{\circ}\text{C}$, $I_R = 1\text{mA}$)	2.44	2.49	2.54	2.39	2.49	2.59	V
	LM236, LM336 LM236A, LM336B	2.465	2.49	5.515	2.44	2.49	2.59	
ΔV_R	Reverse Breakdown Voltage Change with Current ($400\mu\text{A} \leq I_R \leq 10\text{mA}$) $T_{amb} = +25^{\circ}\text{C}$ $T_{min.} \leq T_{amb} \leq T_{max.}$		2.6 3	6 10		2.6 3	10 12	mV
Z_D	Reverse Dynamic Impedance ($I_R = 1\text{mA}$) $T_{amb} = +25^{\circ}\text{C}$ $T_{min.} \leq T_{amb} \leq T_{max.}$		0.2 0.4	0.6 1		0.2 0.4	1 1.4	Ω
K_{VT}	Temperature Stability ($V_R = 2.49\text{V}$, $I_R = 1\text{mA}$)		3.5	9		1.8	6	mV
K_{VH}	Long Term Stability ($T_{amb} = +25^{\circ}\text{C} \pm 0.1^{\circ}\text{C}$, $I_R = 1\text{mA}$)		20			20		ppm




236-04.EPS




236-05.EPS




236-06.EPS




236-07.EPS



236-08.EPS



236-09.EPS



236-10.EPS

APPLICATION HINTS

The LM236, LM336 voltage references are easier to use than zener diodes. Their low impedance and wide current range facilitate biasing in any circuits. Besides, the breakdown voltage or the temperature coefficient can be adjusted so as to optimize the performance of the circuit.

Figure 1 represents a LM336 with a 10kΩ potentiometer to adjust the reverse breakdown voltage can be adjusted without altering the temperature

coefficient of the circuit. The adjustment range is generally sufficient to adjust the initial tolerance of the circuit and the inaccuracy of the amplifier circuit. To obtain a lower temperature coefficient two diodes can be connected in series as indicated in Figure 2. When the circuit is adjusted to 2.49V the temperature coefficient is minimized.

For a correct temperature coefficient, the diodes should be at the same ambient temperature as the LM336. The value of F1 is not critical (2-20kΩ).

Figure 1 : The LM336 with Pot for Adjustment of Breakdown Voltage





Figure 2 : Temperature Coefficient Adjustment



TYPICAL APPLICATIONS

Figure 3 : 2.5V Reference




Figure 4 : Wide Input Range Reference




Figure 5 : Precision Power Regulator with Low Temperature Coefficient




Figure 6 : Adjustable Shunt Regulator




Figure 7 : Linear Ohmmeter




Figure 8 : Bipolar Output Reference




Figure 9 : 5V Buffered Reference





Figure 10 : Low Noise Buffered Reference



LOW CURRENT 1.2V TO 37V ADJUSTABLE VOLTAGE REGULATOR

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual". (Order Code AMLISVOREST/1)


- OUTPUT VOLTAGE RANGE : 1.2 TO 37V
- OUTPUT CURRENT IN EXCESS OF 100 mA
- LINE REGULATION TYP. 0.01%
- LOAD REGULATION TYP. 0.1%
- THERMAL OVERLOAD PROTECTION
- SHORT CIRCUIT PROTECTION
- OUTPUT TRANSISTOR SAFE AREA COMPENSATION
- FLOATING OPERATION FOR HIGH VOLTAGE APPLICATIONS

DESCRIPTION


The LM317L is a monolithic integrated circuit in SO-8 and TO-92 packages intended for use as positive adjustable voltage regulators.

It is designed to supply until 100 mA of load current with an output voltage adjustable over a 1.2 to 37V range.

The nominal output voltage is selected by means of only a resistive divider, making the device exceptionally easy to use and eliminating the stocking of many fixed regulators.



SCHEMATIC DIAGRAM




HIGH PRECISION VOLTAGE REGULATOR

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual". (Order Code AMLISVOREST/1)


- INPUT VOLTAGE UP TO 40V
- OUTPUT VOLTAGE ADJUSTABLE FROM 2 TO 37V
- POSITIVE OR NEGATIVE SUPPLY OPERATION
- SERIES, SHUNT, SWITCHING OR FLOATING OPERATION
- OUTPUT CURRENT TO 150mA WITHOUT EXTERNAL PASS TRANSISTOR
- ADJUSTABLE CURRENT LIMITING

DESCRIPTION

The LM723 is a monolithic integrated programmable voltage regulator, assembled in 14-lead dual in-line plastic and ceramic package, 10-lead Metal Can (TO-100 type) and SO-14 micropackage. The circuit provides internal current limiting. When the output current exceeds 150mA an external NPN or PNP pass element may be used. Provisions are made for adjustable current limiting and remote shut-down.




BLOCK DIAGRAM



LOW NOISE DUAL OPERATIONAL AMPLIFIERS

PRELIMINARY DATA

- LOW VOLTAGE NOISE : $4.5\text{nV}\sqrt{\text{Hz}}$
- HIGH GAIN BANDWIDTH PRODUCT : 15MHz
- HIGH SLEW RATE : $7.0\text{V}/\mu\text{s}$
- LOW DISTORTION : 0.002%
- EXCELLENT FREQUENCY STABILITY
- ESD PROTECTION 2000V



N
DIP8
(Plastic Package)



D
SO8
(Plastic Micropackage)

DESCRIPTION


The LM833 is a monolithic dual operational amplifier dedicated to audio applications. The LM833 offers low voltage noise ($4.5\text{nV}\sqrt{\text{Hz}}$) and high frequency performances (15MHz gain bandwidth product, $7\text{V}/\mu\text{s}$ slew rate).

In addition the LM833 has also a very low distortion (0.002%) and excellent phase/gain margins.

ORDER CODES


Part Number	Temperature Range	Package	
		N	D
LM833	-40, +105°C	•	•

PIN CONNECTIONS (top view)



833-01.EPS

SCHEMATIC DIAGRAM (1/2 LM833)



833-02.EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage (V_{CC}^+ to V_{CC}^-)	+36	V
V_{ID}	Differential Input Voltage - (note 1)	30	V
V_{in}	Input Voltage - (note 1)	± 15	V
	Output Short-Circuit Duration - (note 2)	Infinite	
T_{oper}	Operating Free-air Temperature Range	-40 to +105	$^{\circ}C$
T_j	Maximum Junction Temperature	+150	$^{\circ}C$
T_{stg}	Storage Temperature	-65 to +150	$^{\circ}C$
P_{tot}	Maximum Power Dissipation - (note 2)	500	mW

- Notes :**
1. Either or both input voltages must not exceed the magnitude of V_{CC}^+ or V_{CC}^-
 2. Power dissipation must be considered to ensure maximum junction temperature (T_j) is not exceeded

833-02.EPS


ELECTRICAL CHARACTERISTICS
 $V_{CC}^+ = +15V$, $V_{CC}^- = -15V$, $T_{amb} = 25^\circ C$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{IO}	Input Offset Voltage ($R_S = 10k\Omega$, $V_{ic} = 0V$, $V_O = 0V$)		0.3	5	mV
DV_{IO}	Input Offset Voltage Drift ($R_S = 10k\Omega$, $V_O = 0V$, $T_{min.} \leq T_{amb} \leq T_{max.}$)		2		$\mu V/^\circ C$
I_{IO}	Input Offset Current ($V_{ic} = 0V$, $V_O = 0V$)		25	200	nA
I_{IB}	Input Bias Current ($V_{ic} = 0V$, $V_O = 0V$)		300	1000	nA
V_{ICM}	Common Mode Input Voltage Range	± 12	± 14		V
A_{VD}	Large Signal Voltage Gain ($R_L = 2k\Omega$, $V_O = \pm 10V$)	90	100		dB
$\pm V_{OPP}$	Output Voltage Swing ($V_{id} = \pm 1V$)				V
	$R_L = 2.0k\Omega$	10	13.7		
	$R_L = 2.0k\Omega$		-14	-10	
	$R_L = 10k\Omega$	12	13.9		
	$R_L = 10k\Omega$		-14.4	-12	
CMR	Common Mode Rejection Ratio ($V_{ic} = \pm 12V$)	80	100		dB
SVR	Supply Voltage Rejection Ratio ($V_{CC}^+ / V_{CC}^- = +15V / -15V$ to $+5V / -5V$)	80	105		dB
I_{CC}	Supply Current ($V_O = 0V$, both amplifiers)		4	8	mA
SR	Slew Rate ($V_i = -10V$ to $+10V$, $R_L = 2k\Omega$, $A_V = +1V$)	5	7		V/ μs
GBP	Gain Bandwidth Product ($f = 100kHz$, $R_L = 2k\Omega$, $C_L = 100pF$)	10	15		MHz
B	Unity Gain Bandwidth (Open loop)		9		MHz
ϕ_m	Phase Margin		60		Degrees
e_n	Equivalent Input Noise Voltage ($R_S = 100\Omega$, $f = 1kHz$)		4.5		$\frac{nV}{\sqrt{Hz}}$
i_n	Equivalent Input Noise current ($f = 1kHz$)		0.5		$\frac{pA}{\sqrt{Hz}}$
FPB	Full Power Bandwidth ($V_O = 27V_{pp}$, $R_L = 2k\Omega$, THD $\leq 1\%$)		120		kHz
THD	Total Harmonic Distortion ($R_L = 2k\Omega$, $f = 20Hz$ to $20kHz$, $V_O = 3V_{rms}$, $A_V = +1$)		0.002		%
V_{O1}/V_{O2}	Channel Separation ($f = 20Hz$ to $20kHz$)		120		dB

833-03.TBL

HIGH PERFORMANCE DUAL OPERATIONAL AMPLIFIERS

- LOW POWER CONSUMPTION
- SHORT CIRCUIT PROTECTION
- LOW DISTORTION, LOW NOISE
- HIGH GAIN-BANDWIDTH PRODUCT
- HIGH CHANNEL SEPARATION



DESCRIPTION

The LS204 is a high performance dual operational amplifier with frequency and phase compensation built into the chip. The internal phase compensation allows stable operation as voltage follower in spite of its high gain-bandwidth products.


The circuit presents very stable electrical characteristics over the entire supply voltage range, and is particularly intended for professional and telecom applications (active filters, etc).

ORDER CODES


Part Number	Temperature Range	Package		
		H	N	D
LS204C	0°C, +70°C	•	•	•
LS204I	-40°C, +105°C	•	•	•
LS204M	-55°C, +125°C	•	•	•

204-01.TBL

PIN CONNECTIONS (top views)



SCHEMATIC DIAGRAM (1/2 LS204)



204-03.EPS

ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	±18	V
V _i	Input Voltage	±V _{CC}	
V _{id}	Differential Input Voltage	±(V _{CC} - 1)	
T _{oper}	Operating Temperature Range	LS204C LS204I LS204M	°C
P _{tot}	Power Dissipation at T _{amb} = 70°C	500	mW
T _j	Junction Temperature	150	°C
T _{stg}	Storage Temperature	-65 to 150	°C

ELECTRICAL CHARACTERISTICS ($V_{CC} = \pm 15V$, $T_{amb} = 25^{\circ}C$, unless otherwise specified)

Symbol	Parameter	Test Conditions	LS204I - LS204M			LS204C			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
I_{CC}	Supply Current			0.7	1.2		0.8	1.5	mA
I_{b}	Input Bias Current			50	150		100	300	nA
		$T_{min.} < T_{op} < T_{max.}$			300			700	nA
R_i	Input Resistance	$f = 1kHz$		1			0.5		$M\Omega$
V_{io}	Input Offset Voltage	$R_s \leq 10k\Omega$		0.5	2.5		0.5	3.5	mV
		$R_s \leq 10k\Omega$ $T_{min.} < T_{op} < T_{max.}$			3.5			5	mV
DV_{io}	Input Offset Voltage Drift	$R_s \leq 10k\Omega$ $T_{min.} < T_{op} < T_{max.}$		5			5		$\mu V/^{\circ}C$
I_{io}	Input Offset Current			5	20		12	50	nA
		$T_{min.} < T_{op} < T_{max.}$			40			100	nA
DI_{io}	Input Offset Current Drift	$T_{min.} < T_{op} < T_{max.}$		0.08			0.1		$\frac{nA}{^{\circ}C}$
I_{os}	Output Short Circuit Current			23			23		mA
A_{vd}	Large Signal Voltage Gain	$T_{min.} < T_{op} < T_{max.}$ $R_L = 2k\Omega$ $V_{CC} = \pm 15V$ $V_{CC} = \pm 4V$	90	100 95		86	100 95		dB
GBP	Gain-bandwidth Product	$f = 100kHz$	1.8	3		1.5	2.5		MHz
e_n	Equivalent Input Noise Voltage	$f = 1kHz$ $R_s = 50\Omega$ $R_s = 1k\Omega$ $R_s = 10k\Omega$		8 10 18	15		10 12 20		$\frac{nV}{\sqrt{Hz}}$
THD	Total Harmonic Distortion	$A_V = 20dB$ $V_O = 2V_{PP}$ $R_L = 2k\Omega$ $f = 1kHz$		0.03	0.1		0.03	0.1	%
$\pm V_{opp}$	Output Voltage Swing	$R_L = 2k\Omega$ $V_{CC} = \pm 15V$ $V_{CC} = \pm 4V$	± 13	± 3		± 13	± 3		V
V_{opp}	Large Signal Voltage Swing	$R_L = 10k\Omega$ $f = 10kHz$		28			28		V_{PP}
SR	Slew Rate	Unity Gain, $R_L = 2k\Omega$	0.8	1.5			1		$V/\mu s$
CMR	Common Mode Rejection Ratio	$V_{ic} = 10V$ $T_{min.} < T_{op} < T_{max.}$	90			86			dB
SVR	Supply Voltage Rejection Ratio	$V_{ic} = 1V$ $T_{min.} < T_{op} < T_{max.}$ $f = 100Hz$	90			86			dB
V_{O1}/V_{O2}	Channel Separation	$f = 1kHz$	100	120			120		dB


204-03.TBL

Figure 1 : Supply Current versus Supply Voltage




204-04.EPS

Figure 2 : Supply Current versus Ambient Temperature




204-05.EPS

Figure 3 : Output Short Circuit Current versus Ambient Temperature




204-06.EPS

Figure 4 : Open Loop Frequency and Phase Response




204-07.EPS

Figure 5 : Output Loop Gain versus Ambient Temperature



204-08.EPS

Figure 6 : Supply Voltage Rejection versus Frequency



204-09.EPS

Figure 7 : Large Signal Frequency Response




Figure 8 : Output Voltage Swing versus Load Resistance




Figure 9 : Total Input Noise versus Frequency




Figure 10 : Amplitude Response




Figure 11 : Amplitude Response





Figure 12 : Amplitude Response ($\pm 1dB$ ripple)



APPLICATION INFORMATION : Active low-pass filter

BUTTERWORTH

The Butterworth is a "maximally flat" amplitude response filter. Butterworth filters are used for filtering signals in data acquisition systems to prevent aliasing errors in sampled-data applications and for general purpose low-pass filtering.

The cut-off frequency f_c , is the frequency at which the amplitude response is down 3dB. The attenuation rate beyond the cutoff frequency is n dB per octave of frequency where n is the order (number of poles) of the filter.

Other characteristics :

- Flattest possible amplitude response.
- Excellent gain accuracy at low frequency end of passband.

BESSEL

The Bessel is a type of "linear phase" filter. Because of their linear phase characteristics, these filters approximate a constant time delay over a limited frequency range. Bessel filters pass transient waveforms with a minimum of distortion. They are also used to provide time delays for low pass filtering of modulated waveforms and as a "running average" type filter.

The maximum phase shift is $\frac{-n\pi}{2}$ radians where n is the order (number of poles) of the filter. The cut-off frequency f_c , is defined as the frequency at which the phase shift is one half of this value. For accurate delay, the cut-off frequency should be twice the

maximum signal frequency.

The following table can be used to obtain the -3dB frequency of the filter.

	2 pole	4 Pole	6 Pole	8 Pole
-3dB Frequency	0.77 f_c	0.67 f_c	0.57 f_c	0.50 f_c

Other characteristics :

- Selectivity not as great as Chebyshev or Butterworth.
- Very little overshoot response to step inputs.
- Fast rise time.

CHEBYSCHEV

Chebyshev filters have greater selectivity than either Bessel or Butterworth at the expense of ripple in the passband.

Chebyshev filters are normally designed with peak-to-peak ripple values from 0.2dB to 2dB.

Increased ripple in the passband allows increased attenuation above the cut-off frequency.

The cut-off frequency is defined as the frequency at which the amplitude response passes through the specified maximum ripple band and enters the stop band.

Other characteristics :

- Greater selectivity
- Very non-linear phase response
- High overshoot response to step inputs

The table below shows the typical overshoot and settling time response of the low pass filters to a step input.

	Number of Poles	Peak Overshoot	Settling Time (% of final value)		
		% Overshoot	±1%	±0.1%	±0.01%
Butterworth	2	4	1.1/ f_c sec.	1.7/ f_c sec.	1.9/ f_c sec.
	4	11	1.7/ f_c	2.8/ f_c	3.8/ f_c
	6	14	2.4/ f_c	3.9/ f_c	5.0/ f_c
	8	16	3.1/ f_c	5.1/ f_c	7.1/ f_c
Bessel	2	0.4	0.8/ f_c	1.4/ f_c	1.7/ f_c
	4	0.8	1.0/ f_c	1.8/ f_c	2.4/ f_c
	6	0.6	1.3/ f_c	2.1/ f_c	2.7/ f_c
	8	0.3	1.6/ f_c	2.3/ f_c	3.2/ f_c
Chebyshev (ripple ±0.25dB)	2	11	1.1/ f_c	1.6/ f_c	—
	4	18	3.0/ f_c	5.4/ f_c	—
	6	21	5.9/ f_c	10.4/ f_c	—
	8	23	8.4/ f_c	16.4/ f_c	—
Chebyshev (ripple ±1dB)	2	21	1.6/ f_c	2.7/ f_c	—
	4	28	4.8/ f_c	8.4/ f_c	—
	6	32	8.2/ f_c	16.3/ f_c	—
	8	34	11.6/ f_c	24.8/ f_c	—

Design of 2nd order active low pass filter (Sallen and Key configuration unity gain-op-amp)

204-04.TBL


Fixed $R = R_1 = R_2$, we have (see fig. 13).

$$C1 = \frac{1}{R} \frac{\xi}{\omega_c}$$

$$C2 = \frac{1}{R} \frac{1}{\xi \omega_c}$$

The diagram of fig.14 shows the amplitude response for different values of damping factor ξ in 2nd order filters.


Figure 13 : Filter Configuration



Three parameters are needed to characterize the frequency and phase response of a 2nd order active filter : the gain (G_v), the damping factor (ξ) or the Q-factor ($Q = (2 \xi)^{-1}$), and the cutoff frequency (f_c).

The higher order responses are obtained with a

Figure 14 : Filter Resps versus Damping Factor



series of 2nd order sections. A simple RC section is introduced when an odd filter is required.


The choice of ' ξ ' (or Q-factor) determines the filter response (see table 1).

Table 1

Filter Response	ξ	Q	Cutoff Frequency f_c
Bessel	$\frac{\sqrt{3}}{2}$	$\frac{\sqrt{1}}{3}$	Frequency at which Phase Shift is -90°C
Butterworth	$\frac{\sqrt{2}}{2}$	$\frac{\sqrt{1}}{2}$	Frequency at which $G_v = -3\text{dB}$
Chebyshev	$\frac{\sqrt{2}}{2}$	$\frac{\sqrt{1}}{2}$	Frequency at which the amplitude response passes through specified max. ripple band and enters the stop band.

EXAMPLE

Figure 15 : 5th Order Low-pass Filter (Butterworth) with Unity Gain Configuration



In the circuit of fig. 15, for $f_c = 3.4\text{kHz}$ and $R_i = R_1 = R_2 = R_3 = R_4 = 10\text{k}\Omega$, we obtain :

$$C_1 = 1.354 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 6.33\text{nF}$$

$$C_1 = 0.421 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 1.97\text{nF}$$

$$C_2 = 1.753 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 8.20\text{nF}$$

$$C_3 = 0.309 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 1.45\text{nF}$$

$$C_4 = 3.325 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 15.14\text{nF}$$

The attenuation of the filter is 30dB at 6.8kHz and better than 60dB at 15kHz.

The same method, referring to Tab. 2 and fig. 16, is used to design high-pass filter. In this case the damping factor is found by taking the reciprocal of the numbers in Tab. 2. For $f_c = 5\text{kHz}$ and $C_1 = C_1 = C_2 = C_3 = C_4 = 1\text{nF}$ we obtain :

$$R_i = \frac{1}{0.354} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_c} = 25.5\text{k}\Omega$$

$$R_1 = \frac{1}{0.421} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_c} = 75.6\text{k}\Omega$$

$$R_2 = \frac{1}{1.753} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_c} = 18.2\text{k}\Omega$$

$$R_3 = \frac{1}{0.309} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_c} = 103\text{k}\Omega$$


$$R_4 = \frac{1}{3.325} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_c} = 9.6\text{k}\Omega$$

Table 2 : Damping Factor for Low-pass Butterworth Filters

Order	C ₁	C ₁	C ₂	C ₃	C ₄	C ₅	C ₆	C ₇	C ₈
2		0.707	1.41						
3	1.392	0.202	3.54						
4		0.92	1.08	0.38	2.61				
5	1.354	0.421	1.75	0.309	3.235				
6		0.966	1.035	0.707	1.414	0.259	3.86		
7	1.336	0.488	1.53	0.623	1.604	0.222	4.49		
8		0.98	1.02	0.83	1.20	0.556	1.80	0.195	5.125

204-19-TR1

Figure 16 : 5th Order High-pass Filter (Butterworth) with Unity Gain Configuration



HIGH PERFORMANCE QUAD OPERATIONAL AMPLIFIERS


- SINGLE OR SPLIT SUPPLY OPERATION
- LOW POWER CONSUMPTION
- SHORT CIRCUIT PROTECTION
- LOW DISTORTION, LOW NOISE
- HIGH GAIN-BANDWIDTH PRODUCT
- HIGH CHANNEL SEPARATION

DESCRIPTION

The LS404 is a high performance quad operational amplifier with frequency and phase compensation built into the chip. The internal phase compensation allows stable operation as voltage follower in spite of its high gain-bandwidth products.

The circuit presents very stable electrical characteristics over the entire supply voltage range, and it particularly intended for professional and telecom applications (active filters, etc).

The patented input stage circuit allows small input signal swings below the negative supply voltage and prevents phase inversion when the inputs is over driver.




ORDER CODES


Part Number	Temperature Range	Package	
		N	D
LS404C	0°C, +70°C	•	•
LS404I	-40°C, +105°C	•	•
LS404M	-55°C, +125°C	•	•

404-01.TBL

PIN CONNECTIONS (top view)



EQUIVALENT SCHEMATIC DIAGRAM (1/4 LS404)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	±18	V
V _i	Input Voltage (positive) (negative)	+V _{CC} -V _{CC} - 0.5	V
V _{id}	Differential Input Voltage	± (V _{CC} - 1)	
T _{oper}	Operating Temperature Range	LS404C LS404I LS404M 0 to +70 -40 to +105 -55 to +125	°C
P _{tot}	Power Dissipation at T _{amb} = 70°C	400	mW
T _{stg}	Storage Temperature	-65 to 150	°C

404-02.TRI

ELECTRICAL CHARACTERISTICS ($V_{CC} = \pm 15V$, $T_{amb} = 25^{\circ}C$, unless otherwise specified)

Symbol	Parameter	Test Conditions	LS404I - LS404M			LS404C			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
I_{CC}	Supply Current			1.3	2		1.5	3	mA
I_{ib}	Input Bias Current			50	200		100	300	nA
R_i	Input Resistance	$f = 1kHz$		1			1		M Ω
V_{io}	Input Offset Voltage	$R_s \leq 10k\Omega$		0.7	2.5		0.5	5	mV
DV_{io}	Input Offset Voltage Drift	$R_s \leq 10k\Omega$ $T_{min.} < T_{op} < T_{max.}$		5			5		$\mu V/^{\circ}C$
I_{io}	Input Offset Current			10	40		20	80	nA
DI_{io}	Input Offset Current Drift	$T_{min.} < T_{op} < T_{max.}$		0.08			0.1		$\frac{nA}{^{\circ}C}$
I_{os}	Output Short Circuit Current			23			23		mA
A_{vd}	Large Signal Voltage Gain	$R_L = 2k\Omega$ $V_{CC} = \pm 15V$ $V_{CC} = \pm 4V$	90	100 95		86	100 95		dB
GBP	Gain-bandwidth Product	$f = 100kHz$	1.8	3		1.5	2.5		MHz
e_n	Equivalent Input Noise Voltage	$f = 1kHz$ $R_s = 50\Omega$ $R_s = 1k\Omega$ $R_s = 10k\Omega$		8 10 18	15		10 12 20		$\frac{nV}{\sqrt{Hz}}$
THD	Total Harmonic Distortion	Unity Gain $R_L = 2k\Omega$, $V_o = 2V_{pp}$ $f = 1kHz$ $f = 20kHz$		0.01 0.03	0.4		0.01 0.03		%
$\pm V_{opp}$	Output Voltage Swing	$R_L = 2k\Omega$ $V_{CC} = \pm 15V$ $V_{CC} = \pm 4V$	± 13	± 3		± 13	± 3		V
V_{opp}	Large Signal Voltage Swing	$f = 10kHz$ $R_L = 10k\Omega$ $R_L = 1k\Omega$		22 20			22 20		V_{PP}
SR	Slew Rate	Unity Gain, $R_L = 2k\Omega$	0.8	1.5			1		V/ μs
CMR	Common Mode Rejection Ratio	$V_{ic} = 10V$	90	94		80	90		dB
SVR	Supply Voltage Rejection Ratio	$V_{ic} = 1V$ $f = 100Hz$	90	94		86	90		dB
V_{O1}/V_{O2}	Channel Separation	$f = 1kHz$	100	120			120		dB

404-03.TBL

Figure 1 : Supply Current versus Supply Voltage




Figure 2 : Supply Current versus Ambient Temperature




Figure 3 : Output Short Circuit Current versus Ambient Temperature




Figure 4 : Open Loop Frequency and Phase Response




Figure 5 : Output Loop Gain versus Ambient Temperature




Figure 6 : Supply Voltage Rejection versus Frequency




Figure 7: Large Signal Frequency Response




Figure 8: Output Voltage Swing versus Load Resistance




Figure 9: Total Input Noise versus Frequency




Figure 10: Amplitude Response




Figure 11: Amplitude Response





Figure 12: Amplitude Response (±1dB ripple)



APPLICATION INFORMATION : Active low-pass filter

BUTTERWORTH

The Butterworth is a "maximally flat" amplitude response filter. Butterworth filters are used for filtering signals in data acquisition systems to prevent aliasing errors in sampled-data applications and for general purpose low-pass filtering.

The cut-off frequency f_c , is the frequency at which the amplitude response is down 3dB. The attenuation rate beyond the cutoff frequency is -n6 dB per octave of frequency where n is the order (number of poles) of the filter.

Other characteristics :

- Flattest possible amplitude response.
- Excellent gain accuracy at low frequency end of passband.

BESSEL

The Bessel is a type of "linear phase" filter. Because of their linear phase characteristics, these filters approximate a constant time delay over a limited frequency range. Bessel filters pass transient waveforms with a minimum of distortion. They are also used to provide time delays for low pass filtering of modulated waveforms and as a "running average" type filter.

The maximum phase shift is $\frac{-n\pi}{2}$ radians where n is the order (number of poles) of the filter. The cut-off frequency f_c , is defined as the frequency at which the phase shift is one half of this value. For accurate delay, the cut-off frequency should be twice the

maximum signal frequency.

The following table can be used to obtain the -3dB frequency of the filter.

	2 pole	4 Pole	6 Pole	8 Pole
-3dB Frequency	0.77 f_c	0.67 f_c	0.57 f_c	0.50 f_c

Other characteristics :

- Selectivity not as great as Chebyshev or Butterworth.
- Very little overshoot response to step inputs.
- Fast rise time.

CHEBYSCHEV

Chebyshev filters have greater selectivity than either Bessel or Butterworth at the expense of ripple in the passband.

Chebyshev filters are normally designed with peak-to-peak ripple values from 0.2dB to 2dB.

Increased ripple in the passband allows increased attenuation above the cut-off frequency.

The cut-off frequency is defined as the frequency at which the amplitude response passes through the specified maximum ripple band and enters the stop band.

Other characteristics :

- Greater selectivity
- Very non-linear phase response
- High overshoot response to step inputs

The table below shows the typical overshoot and settling time response of the low pass filters to a step input.

	Number of Poles	Peak Overshoot	Settling Time (% of final value)		
		% Overshoot	±1%	±0.1%	±0.01%
Butterworth	2	4	1.1/ f_c sec.	1.7/ f_c sec.	1.9/ f_c sec.
	4	11	1.7/ f_c	2.8/ f_c	3.8/ f_c
	6	14	2.4/ f_c	3.9/ f_c	5.0/ f_c
	8	16	3.1/ f_c	5.1/ f_c	7.1/ f_c
Bessel	2	0.4	0.8/ f_c	1.4/ f_c	1.7/ f_c
	4	0.8	1.0/ f_c	1.8/ f_c	2.4/ f_c
	6	0.6	1.3/ f_c	2.1/ f_c	2.7/ f_c
	8	0.3	1.6/ f_c	2.3/ f_c	3.2/ f_c
Chebyshev (ripple ±0.25dB)	2	11	1.1/ f_c	1.6/ f_c	—
	4	18	3.0/ f_c	5.4/ f_c	—
	6	21	5.9/ f_c	10.4/ f_c	—
	8	23	8.4/ f_c	16.4/ f_c	—
Chebyshev (ripple ±1dB)	2	21	1.6/ f_c	2.7/ f_c	—
	4	28	4.8/ f_c	8.4/ f_c	—
	6	32	8.2/ f_c	16.3/ f_c	—
	8	34	11.6/ f_c	24.8/ f_c	—

Design of 2nd order active low pass filter (Sallen and Key configuration unity gain-op-amp)


Fixed $R = R_1 = R_2$, we have (see fig. 13).

$$C1 = \frac{1}{R} \frac{\xi}{\omega_c}$$

$$C2 = \frac{1}{R} \frac{1}{\xi \omega_c}$$

The diagram of fig.14 shows the amplitude response for different values of damping factor ξ in 2nd order filters.


Figure 13 : Filter Configuration



Three parameters are needed to characterize the frequency and phase response of a 2nd order active filter : the gain (G_V), the damping factor (ξ) or the Q-factor ($Q = (2 \xi)^{-1}$), and the cut-off frequency (f_c).

The higher order responses are obtained with a

Figure 14 : Filter Respons versus Damping Factor



series of 2nd order sections. A simple RC section is introduced when an odd filter is required.


The choice of ' ξ ' (or Q-factor) determines the filter response (see table 1).

Table 1

Filter Response	ξ	Q	Cutoff Frequency f_c
Bessel	$\frac{\sqrt{3}}{2}$	$\frac{\sqrt{1}}{3}$	Frequency at which Phase Shift is $-90^\circ C$
Butterworth	$\frac{\sqrt{2}}{2}$	$\frac{\sqrt{1}}{2}$	Frequency at which $G_V = -3dB$
Chebyshev	$\frac{\sqrt{2}}{2}$	$\frac{\sqrt{1}}{2}$	Frequency at which the amplitude response passes through specified max. ripple band and enters the stop band.

EXAMPLE

Figure 15 : 5th Order Low-pass Filter (Butterworth) with Unity Gain Configuration



In the circuit of fig. 15, for $f_c = 3.4\text{kHz}$ and $R_i = R_1 = R_2 = R_3 = R_4 = 10\text{k}\Omega$, we obtain :

$$C_i = 1.354 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 6.33\text{nF}$$

$$C_1 = 0.421 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 1.97\text{nF}$$

$$C_2 = 1.753 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 8.20\text{nF}$$

$$C_3 = 0.309 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 1.45\text{nF}$$

$$C_4 = 3.325 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 15.14\text{nF}$$

The attenuation of the filter is 30dB at 6.8kHz and better than 60dB at 15kHz.

The same method, referring to Tab. 2 and fig. 16, is used to design high-pass filter. In this case the damping factor is found by taking the reciprocal of the numbers in Tab. 2. For $f_c = 5\text{kHz}$ and $C_i = C_1 = C_2 = C_3 = C_4 = 1\text{nF}$ we obtain :

$$R_i = \frac{1}{0.354} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_c} = 25.5\text{k}\Omega$$

$$R_1 = \frac{1}{0.421} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_c} = 75.6\text{k}\Omega$$

$$R_2 = \frac{1}{1.753} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_c} = 18.2\text{k}\Omega$$

$$R_3 = \frac{1}{0.309} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_c} = 103\text{k}\Omega$$

$$R_4 = \frac{1}{3.325} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_c} = 9.6\text{k}\Omega$$

Table 2 : Damping Factor for Low-pass Butterworth Filters

Order	C _i	C ₁	C ₂	C ₃	C ₄	C ₅	C ₆	C ₇	C ₈
2		0.707	1.41						
3	1.392	0.202	3.54						
4		0.92	1.08	0.38	2.61				
5	1.354	0.421	1.75	0.309	3.235				
6		0.966	1.035	0.707	1.414	0.259	3.86		
7	1.336	0.488	1.53	0.623	1.604	0.222	4.49		
8		0.98	1.02	0.83	1.20	0.556	1.80	0.195	5.125

Figure 16 : 5th Order High-pass Filter (Butterworth) with Unity Gain Configuration






Figure 17 : Multiple Feedback 8-pole Bandpass Filter




404-19.EPS

Figure 18 : Frequency Response of Bandpass Filter




404-20.EPS

Figure 19 : Bandwidth of Bandpass Filter



404-21.EPS

Figure 20 : Six-pole 355Hz Low-pass Filter (chebychev type)



404-22.EPS

This is a 6-pole Chebyshev type with ± 0.25 dB ripple in the passband. A decoupling stage is used to avoid the influence of the input impedance on the filter's characteristics. The attenuation is about 55dB at

710Hz and reaches 80dB at 1065Hz. The in band attenuation is limited in practise to the ± 0.25 dB ripple and does not exceed 0.5dB at 0.9fc.

Figure 21 : Subsonic Filter ($G_V = 0\text{dB}$)






Figure 22 : High Cut Filter ($G_V = 0\text{dB}$)



DUAL OPERATIONAL AMPLIFIERS

- LOW POWER CONSUMPTION
- LARGE INPUT VOLTAGE RANGE
- NO LATCH-UP
- HIGH GAIN
- SHORT-CIRCUIT PROTECTION
- NO FREQUENCY COMPENSATION REQUIRED



DESCRIPTION

The MC1458 is a high performance monolithic dual operational amplifier constructed on a single silicon chip. It is intended for a wide range of analog applications.

- Summing amplifier
- Voltage follower
- Integrator
- Active filter
- Function generator


The high gain and wide range of operating voltages provide superior performance in integrator, summing amplifier, and general feed back applications.

ORDER CODES


Part Number	Temperature Range	Package			
		H	N	J	D
MC1458	0, +70°C	•	•	•	•
MC1458I	-40, +105°C	•	•	•	•
MC1558	-55, +125°C	•	•	•	•

Example : MC1458H

PIN CONNECTIONS (top views)



SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	MC1458	MC1458I	MC1558	Unit
V _{CC}	Supply Voltage	±22	±22	±22	V
V _i	Input Voltage	±15	±15	±15	V
V _{id}	Differential Input Voltage	±30	±30	±30	V
P _{tot}	Power Dissipation		660		mW
			660		
			300		
			500		
	Output Short-circuit Duration		Infinite		
T _{oper}	Operating Free-air Temperature Range	0 to +70	-40 to +105	-55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	-65 to +150	-65 to +150	°C

1458-02.TBL

ELECTRICAL CHARACTERISTICS

 $V_{CC} = \pm 15V$, $T_{amb} = 25^{\circ}C$, (unless otherwise specified)

Symbol	Parameter	MC1458 - 1458I - 1558			Unit
		Min.	Typ.	Max.	
V_{io}	Input Offset Voltage ($R_S \leq 10k\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	5 6	mV
I_{io}	Input Offset Current $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		2	200 300	nA
I_{ib}	Input Bias Current $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		30	500 800	nA
A_{vd}	Large Signal Voltage Gain ($V_O = \pm 10V$, $R_L = 2k\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio ($R_S \leq 10k\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	77 77	90		dB
I_{cc}	Supply Current, all Amp, no Load $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		2.3	5 6	mA
V_{icm}	Input Common Mode Voltage Range $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	± 12 ± 12			V
CMR	Common-mode Rejection Ratio ($R_S \leq 10k\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	70 70	90		dB
I_{os}	Output Short-circuit Current $T_{amb} = 25^{\circ}C$	10	20	35	mA
$\pm V_{OPP}$	Output Voltage Swing $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	$R_L = 10k\Omega$ 12 $R_L = 2k\Omega$ 10 $R_L = 10k\Omega$ 12 $R_L = 2k\Omega$ 10	14 13		V
SR	Slew Rate ($V_I = \pm 10V$, $R_L = 2k\Omega$, $C_L = 100pF$, $T_{amb} = 25^{\circ}C$, unity gain)	0.2	0.8		V/ μ s
t_r	Rise Time ($V_I = 20mV$, $R_L = 2k\Omega$, $C_L = 100pF$, $T_{amb} = 25^{\circ}C$, unity gain)		0.3		μ s
K_{OV}	Overshoot ($V_I = 20mV$, $R_L = 2k\Omega$, $C_L = 100pF$, $T_{amb} = 25^{\circ}C$, unity gain)		5		%
R_i	Input Resistance	0.3	2		M Ω
Z_{ic}	Common-mode Input Impedance		200		M Ω
C_i	Input Capacitance		1.4		pF
R_o	Output Resistance		75		Ω
B_{om}	Large Signal Bandwidth ($R_L = 2k\Omega$, $V_O \geq \pm 10V$, $A_{VD} = 1$, THD $\leq 5\%$)		14		KHz
f_T	Transition Frequency ($V_I = 10mV$, $R_L = 2k\Omega$, $C_L = 100pF$, $T_{amb} = 25^{\circ}C$)		1		MHz


1458-03.TBL

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	MC1458 - 1458I MC1558			Unit
		Min.	Typ.	Max.	
GBP	Gain Bandwidth Product ($V_i = 10\text{mV}$, $R_L = 2\text{k}\Omega$, $C_L = 100\text{pF}$, $f = 100\text{kHz}$, $T_{\text{amb}} = 25^\circ\text{C}$)	0.4	1		MHz
THD	Total Harmonic Distortion ($f = 1\text{kHz}$, $A_V = 20\text{dB}$, $R_L = 2\text{k}\Omega$, $V_O = 2V_{PP}$, $C_L = 100\text{pF}$, $T_{\text{amb}} = 25^\circ\text{C}$)		0.02		%
e_n	Equivalent Input Noise Voltage ($f = 1\text{kHz}$, $R_s = 100\Omega$)		45		$\frac{\text{nV}}{\sqrt{\text{Hz}}}$
ϕ_m	Phase Margin		65		Degrees
A_m	Gain Margin		11		dB
V_{O1}/V_{O2}	Channel Separation		120		dB


1458-04.TBL

OPEN LOOP VOLTAGE GAIN




1458-04.EPS

OPEN LOOP FREQUENCY RESPONSE




1458-05.EPS

POWER BANDWIDTH
(LARGE SIGNAL SWING)





1458-06.EPS





POWER CONSUMPTION



1458-07.EPS




1458-08.EPS




1458-09.EPS

TYPICAL APPLICATIONS


LOW PASS FILTER



GIRATOR




TURNABLE NOTCH FILTER




RS232C QUAD LINE DRIVER

- CURRENT LIMITED OUTPUT ± 10 mA TYP.
- POWER-OFF SOURCE IMPEDANCE 300 Ω MIN.
- SIMPLE SLEW RATE CONTROL WITH EXTERNAL CAPACITOR
- FLEXIBLE OPERATING SUPPLY RANGE
- INPUTS ARE TTL AND μ P COMPATIBLE



DIP-14 (0.25)
(Plastic and Ceramic)




SO-14J

DESCRIPTION

The MC1488 is a monolithic quad line driver designed to interface data terminal equipment with data communications equipment in conformance with the specifications of EIA Standard No. RS232C.

ORDER CODES : MC1488P (Plastic DIP)
MC1488L (Ceramic DIP)
MC1488D (SO-14)

TYPICAL APPLICATION : RS232C Data Transmission.




S 1776


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _S	Power Supply Voltage	15	V
V _{EE}	Power Supply Voltage	- 15	V
V _{IR}	Input Voltage Range	- 15 ≤ V _{IR} ≤ 7	V
V _O	Output Signal Voltage	± 15	V
T _{amb}	Operating Ambient Temperature	0 to 75	°C
T _{stg}	Storage Temperature Range	- 65 to 150	°C

CONNECTION DIAGRAMS (top views)



LOGIC DIAGRAM



THERMAL DATA

		Plastic DIP - 14	Ceramic DIP - 14	SO - 14
R _{th j-amb}	Thermal Resistance Junction-ambient	max	200 °C/W	165 °C/W

ELECTRICAL CHARACTERISTICS ($V_S = 9 \pm 10\% V$, $V_{EE} = -9 \pm 10\% V$, $T_{amb} = 0$ to $75\text{ }^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig.
I_{IL}	Input Current	Low Logic State ($V_{IL} = 0V$)		1	1.6	mA	1
I_{IH}	Input Current	High Logic State ($V_{IH} = 5V$)			10	μA	1
V_{OH}	Output Voltage	High Logic State $R_L = 3K\Omega$ $V_{IL} = 0.8V$, $V_S = 9V$, $V_{EE} = -9V$	6	7		V	2
		$V_{IL} = 0.8V$, $V_S = 13.2V$, $V_{EE} = -13.2V$	9	10.5		V	2
V_{OL}	Output Voltage	Low Logic State $R_L = 3K\Omega$ $V_{IH} = 1.9V$, $V_{EE} = -9V$, $V_S = 9V$	-6	-7		V	2
		$V_{IH} = 1.9V$, $V_{EE} = -13.2V$, $V_S = 13.2V$	-9	-10.5		V	2
I_{OS+} *	Positive Output Short-circuit Current		6	10	12	mA	3
I_{OS-} *	Negative Output Short-circuit Current		-6	-10	-12	mA	3
R_O	Output Resistance	$V_S = V_{EE} = 0$ $ V_O = \pm 2V$	300			Ω	4
I_S	Positive Supply Current ($R_i = \infty$)	$V_{IH} = 1.9V$ $V_S = 9V$		15	20	mA	5
		$V_{IL} = 0.8V$ $V_S = 9V$		4.5	6		
		$V_{IH} = 1.9V$ $V_S = 12V$		19	25		
		$V_{IL} = 0.8V$ $V_S = 12V$		5.5	7		
		$V_{IH} = 1.9V$ $V_S = 15V$			34		
I_{EE}	Negative Supply Current ($R_L = \infty$)	$V_{IH} = 1.9V$ $V_{EE} = -9V$		-13	-17	mA	5
		$V_{IL} = 0.8V$ $V_{EE} = -9V$			-15	μA	
		$V_{IH} = 1.9V$ $V_{EE} = -12V$		-18	-23	mA	
		$V_{IL} = 0.8V$ $V_{EE} = -12V$			-15	μA	
		$V_{IH} = 1.9V$ $V_{EE} = -15V$			-34	mA	
P_C	Power Consumption	$V_S = 9V$ $V_{EE} = -9V$			333	mW	
		$V_S = 12V$ $V_{EE} = -12V$			567		

SWITCHING CHARACTERISTICS ($V_S = \pm 9 \pm 1\% V$, $V_{EE} = -9 \pm 1\% V$, $T_{amb} = 25\text{ }^\circ\text{C}$)

t_{PLH}	Propagation Delay Time	$Z_i = 3K\Omega$ and $15pF$		275	350	ns	6
t_{THL}	Fall Time	$Z_i = 3K\Omega$ and $15pF$		45	75	ns	6
t_{PHL}	Propagation Delay Time	$Z_i = 3K\Omega$ and $15pF$		110	175	ns	6
t_{TLH}	Rise Time	$Z_i = 3K\Omega$ and $15pF$		55	100	ns	6

* Maximum package power dissipation may be exceeded if all outputs are shorted simultaneously

TEST CIRCUITS

Figure 1 : Input Current.




Figure 2 : Output Voltage.




Figure 3 : Output Short-Circuit Current.




Figure 4 : Output Resistance (power off).




Figure 5 : Power Supply Currents.




Figure 6 : Switching Response.




Figure 7 : Transfer Characteristics vs. Power Supply Voltage.




Figure 8 : Short-Circuit Output Current vs. Temperature.




Figure 9 : Output Slew-Rate Load Capacitance.




Figure 10 : Output Voltage and Current-Limiting Characteristics.





Figure 11 : Maximum Operating Temperature vs. Power-Supply Voltage.



APPLICATION INFORMATION

The Electronic Industries Association (EIA) has released the RS232C specification detailing the requirements for the interface between data processing equipment. This standard specifies not only the number and type of interface leads, but also the voltage levels to be used. The MC1488 quad driver and its companion circuit, the MC1489 quad receiver, provide a complete interface system between DTL or TTL logic levels and the RS232C defined levels. The RS232C requirements as applied to drivers are discussed herein.

The required driver voltages are defined as between 5 and 15 V in magnitude and are positive for a logic "0" and negative for a logic "1". These voltages are so defined when the drivers are terminated with a 3000 to 7000Ω resistor. The MC1488 meets this voltage requirement by converting a DTL/TTL logic level into RS232C levels with one stage of inversion.

The RS232C specification further requires that during transitions, the driver output slew rate must not exceed 30 V per μs. The inherent slew rate of the MC1488 is much too fast for this requirement. The current limited output of the device can be used to control this slew rate by connecting a capacitor to each driver output. The required capacitor can be easily determined by using the relationship $C = \log \times \Delta T / \Delta V$ from which Figure 12 is derived. Accordingly, a 330 pF capacitor on each output will guarantee a worst case slew rate of 30 V per μs.

The interface driver is also required to withstand an accidental short to any other conductor in an inter-

connecting cable. The worst possible signal on any conductor would be another driver using a plus or minus 15 V, 500 mA source. The MC1488 is designed to indefinitely withstand such a short to all four outputs in a package as long as the power-supply voltages are greater than 9.0 V (i.e., $V_{S} \geq 9.0 \text{ V}$; $V_{EE} \leq -9.0 \text{ V}$). In some power-supply designs, a loss of system power causes a low impedance on the power-supply outputs. When this occurs, a low impedance to ground would exist at the power inputs to the MC1488 effectively shorting the 300Ω output resistor to ground. If **all four outputs** were then shorted to plus or minus 15 V, the power dissipation in these resistors would be excessive. Therefore, if the system is designed to permit low impedances to ground at the power-supplies of the drivers, a diode should be placed in each power-supply lead to prevent over-heating in this fault condition. These two diodes, as shown in Figure 13, could be used to decouple all the driver packages in a system. (These same diodes will allow the MC1488 to withstand momentary shorts to the ±15 V limits specified in the earlier Standard RS232B). The addition of the diodes also permits the MC1488 to withstand faults with power-supplies of less than the 9.0 V stated above.

The maximum short-circuit current allowable under fault conditions is more than guaranteed by the previously mentioned 10 mA output current limiting.

Figure 12 : Slew Rate vs. Capacitance for $I_{sc} = 10\text{mA}$.





Figure 13 : Power Supply Protection to Meet Power-off Fault Conditions.



OTHER APPLICATION


The MC1488 is an extremely versatile line driver with a myriad of possible applications. Several features of the drivers enhance this versatility :

1. Output Current Limiting - this enables the circuit designer to define the output voltage levels independent of power-supplies and can be accomplished by diode clamping of the output pins.
2. Power-Supply Range - as can be seen from the schematic drawing of the drivers, the positive and negative driving elements of the device are essentially independent and do not require matching po-


wer-supplies. In fact, the positive supply can vary from a minimum seven volts (required for driving the negative pulldown section) to the maximum specified 15 V. The negative supply can vary from approximately - 2.5 V to the minimum specified - 15 V. The MC1488 will drive the output to within 2 V of the positive or negative supplies as long as the current output limits are not exceeded. The combination of the current-limiting and supply-voltage features allow a wide combination of possible outputs within the same quad package.

QUAD LINE RECEIVERS

- INPUT RESISTANCE – 3.0 K to 7.0 K Ω
- INPUT SIGNAL RANGE – ± 30 V
- INPUT THRESHOLD HYSTERESIS BUILT-IN
- RESPONSE CONTROL :
 - a) LOGIC THRESHOLD SHIFTING
 - b) INPUT NOISE FILTERING



DIP-14
(Plastic (0.25) and Ceramic)




SO-14J

DESCRIPTION

The MC1489 monolithic quad line receivers are designed to interface data terminal equipment with data communications equipment in conformance with the specifications of EIA Standard No. RS-232C.

ORDER CODES : MC1489L, MC1489AL
(DIP-14 Ceramic)
MC1489P, MC1489AP
(DIP-14 Plastic)
MC1489D, MC1489AD (SO-14)

TYPICAL APPLICATION : RS232C Data Transmission




5-7776


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_S	Power Supply Voltage	10	V
V_I	Input Voltage Range	± 30	V
I_{OL}	Output Load Current	20	mA
P_{tot}	Power Dissipation	1	W
T_{amb}	Operating Ambient Temperature	0 to 75	$^{\circ}C$
T_{stg}	Storage Temperature Range	- 65 to 150	$^{\circ}C$

CONNECTION DIAGRAMS (top view)



SCHEMATIC DIAGRAM (1/4 of circuit shown)



ELECTRICAL CHARACTERISTICS (Response control pin is open $V_S = 5\text{ V}$ ($\pm 10\%$) $T_{amb} = 0$ to $75\text{ }^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{IH}	Positive Input Current	$V_{IH} = 25\text{ V}$ $V_{IH} = 3\text{ V}$	3.6 0.43		8.3	mA
I_{IL}	Negative Input Current	$V_{IL} = 25\text{ V}$ $V_{IL} = 3\text{ V}$	3.6 0.43		8.3	mA
V_{IH}	Input Turn-on Threshold Voltage	$T_{amb} = 25\text{ }^\circ\text{C}$ $V_{OL} \leq 0.45$ $I_L = 10\text{ mA}$ for MC1489 for MC1489A	1 1.75	1.95	1.5 2.25	V
V_{IL}	Input Turn-off Threshold Voltage	$T_{amb} = 25\text{ }^\circ\text{C}$ $V_{OH} \geq 2.5\text{ V}$ $I_L = 0.5\text{ mA}$	0.75		1.25	V
V_{OH}	Output Voltage High	$V_{IH} = 0.75\text{ V}$ $I_L = -0.5\text{ mA}$ $I_L = 0.5\text{ mA}$ Input Open Circuit	2.5 2.5	4 4	5 5	V V
V_{OL}	Output Voltage Low	$V_{IL} = 3\text{ V}$ $I_L = 10\text{ mA}$		0.2	0.45	V
I_{OS}	Output Short Circuit Current			3	4	mA
I_{CC}	Power Supply Current	All gates "on" $I_O = 0\text{ mA}$ $V_{IH} = 5\text{ V}$		16	26	mA
P_C	Power Consumption	$V_{IH} = 5\text{ V}$		80	130	mW

SWITCHING CHARACTERISTICS ($V_S = 5\text{ V}$, $T_{amb} = 25\text{ }^\circ\text{C}$, see Fig. 1)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
t_{PLH}	Propagation delay Time	$R_L = 3.9\text{ K}\Omega$		25	85	ns
t_{TLH}	Rise Time	$R_L = 3.9\text{ K}\Omega$		120	175	ns
t_{PHL}	Propagation Delay Time	$R_L = 390\text{ }\Omega$		25	50	ns
t_{IHL}	Fall Time	$R_L = 390\text{ }\Omega$		10	20	ns

TEST CIRCUITS

Figure 1 : Switching Response.




Figure 2 : Response Control Node.




Figure 3 : Input Current.




Figure 4 : Output Short-Circuit Current.




Figure 5 : Output Voltage and Input Threshold Voltage.





Figure 6 : Power Supply Current.



TYPICAL CHARACTERISTICS ($V_S = 5\text{ V}$, $T_{\text{amb}} = 25\text{ }^\circ\text{C}$ unless otherwise specified)

Figure 7 : Input Current.




Figure 8 : MC1489 Input Threshold Voltage Adjustment.




Figure 9 : MC1489A Input Threshold Voltage Adjustment.




Figure 10 : Input Threshold Voltage vs. Temperature.





Figure 11 : Input Threshold vs. Power-Supply Voltage.



APPLICATION INFORMATION

GENERAL INFORMATION

The Electronic Industries Association (EIA) has released the RS-232C specification detailing the requirements for the interface between data processing equipment and data communications equipment. This standard specifies not only the number and type of interface leads, but also the voltage levels to be used. The MC1488 quad driver and its companion circuit, the MC1489 quad receiver, provide a complete interface system between DTL or TTL logic levels and the RS-232C defined levels. The RS-232C requirements as applied to receivers are discussed herein.

The required input impedance is defined as between 3000 Ω and 7000 Ω for input voltages be-

tween 3.0 and 25 V in magnitude ; and any voltage on the receiver input in an open circuit condition must be less than 2.0 V in magnitude. The MC1489 circuits meet these requirements with a maximum open circuit voltage of one V_{BE} .

The receiver shall detect a voltage between - 3.0 and - 25 V as a Logic "1" and inputs between + 3.0 and + 2.5 V as a Logic "0". On some interchange leads, an open circuit of power "OFF" condition (300 Ω or more to ground) shall be decoded as an "OFF" condition or Logic "1". For the reason, the input hysteresis thresholds of the MC1489 circuits are all above ground. Thus an open or grounded input will cause the same output as a negative or Logic "1" input.


DEVICE CHARACTERISTICS

The MC1489 interface receivers have internal feedback from the second stage to the input stage providing input hysteresis for noise rejection. The MC1489 input has typical turn-on voltage of 1.25 V and turn-off of 1.0 V for a typical hysteresis of 250 mV. The MC1489A has typical turn-on of 1.95 V and turn-off of 0.8 V for typically 1.15 V of hysteresis.

Each receiver section has an external response control node in addition to the input and output pins, thereby allowing the designer to vary the input threshold voltage levels. A resistor can be connected between this node and an external power supply. Figure 2, 4 and 5 illustrate the input threshold voltage shift possible through this technique.

This response node can also be used for the filtering of the high-frequency, high-energy noise

Figure 12 : Typical Turn-on Threshold vs. Capacitance from Response Control Pin to GND.



pulses. Figure 8 and 9 show typical noise-pulse rejection for external capacitors of various sizes.

These two operations on the response node can be combined or used individually for many combinations of interfacing applications. The MC1489 circuits are particularly useful for interfacing between MOS circuits and MDTL/MTTL logic systems. In this application, the input threshold voltages are adjusted (with the appropriate supply and resistor values) to fall in the center of the MOS voltage logic levels. (See Figure 10).

The response node may also be used as the receiver input as long as the designer realizes that he may not drive this node with a low impedance source to a voltage greater than one diode above ground or less than one diode below ground. This feature is demonstrated in Figure 11 where two receivers are slaved to the same line that must still meet the RS-232C impedance requirement.

Figure 13 : Typical Turn-on Threshold vs. Capacitance from Response Control Pin to GND.





Figure 14: Typical Paralleling of Two MC1489/A Receivers to Meet RS-232C.




LOW POWER QUAD BIPOLAR OPERATIONAL AMPLIFIERS

- SHORT-CIRCUIT PROTECTED OUTPUTS
- CLASS AB OUTPUT STAGE FOR MINIMAL CROSSOVER DISTORTION
- SINGLE SUPPLY OPERATION : + 3 V TO + 36V
- DUAL SUPPLIES : $\pm 1.5V$ TO $\pm 18V$
- LOW INPUT BIAS CURRENT : 500nA MAX
- INTERNALLY COMPENSATED
- SIMILAR PERFORMANCE TO POPULAR UA741

DESCRIPTION

The MC3403 is a low-cost, quad operational amplifier with true differential inputs. The device has electrical characteristics similar to the popular UA741. However the MC3403, has several distinct advantages over standard operational amplifier types in single supply applications. The quad amplifier can operate at supply voltages as low as 3.0 volts or as high as 36 volts with quiescent currents about one third of those associated with the UA741 (on a per amplifier basis). The common-mode input range includes the negative supply, thereby eliminating the necessity for external biasing components in many applications.




ORDER CODES

Part Number	Temperature Range	Package		
		N	J	D
MC3303	-40°C, +105°C	•	•	•
MC3403	0°C, +70°C	•	•	•
MC3503	-55°C, +125°C	•	•	•


Examples : MC3503J, MC3403N

3303-01.TBL


PIN CONNECTIONS (top view)




SCHEMATIC DIAGRAM (each amplifier)



SINGLE SUPPLY



DUAL SUPPLIES



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	MC3503	MC3403	MC3303	Unit
V _{CC}	Supply Voltage	±18 or 36	±18 or 36	±18 or 36	V
V _{id}	Differential Input Voltage	±36	±36	±36	V
V _i	Input Voltage (note 1)	±18	±18	±18	V
-	Output Short-circuit Duration (note 2)	Infinite			-
P _{tot}	Power Dissipation	500	500	500	mW
T _{oper}	Operating Free-air Temperature Range	-55 to +125	0 to +70	-40 to +105	°C
T _{stg}	Storage Temperature Range	-65 to +150	-65 to +150	-65 to +150	°C

Notes : 1. For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.
 2. Any of the amplifier outputs can be shorted to ground indefinitely ; however more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

ELECTRICAL CHARACTERISTICS

V_{CC} = ±15V, T_{amb} = +25°C, (unless otherwise specified)

Symbol	Parameter	MC3303 - MC3403 MC3503			Unit
		Min.	Typ.	Max.	
V _{IO}	Input Offset Voltage (R _S ≤ 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		1	5 6	mV
I _{IO}	Input Offset Current T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		2	50 200	nA
I _{IB}	Input Bias Current T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		40	500 800	nA
A _{vd}	Large Signal Voltage Gain (V _O = ±10V, R _L = 2kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio (R _S ≤ 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	77 77	90		dB
I _{CC}	Supply Current, all Amp, no Load T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		2.8	7 4 8 5	mA
V _{ICM}	Input Common Mode Voltage Range T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	- 15 - 15		+ 13 + 13	V
CMR	Common Mode Rejection Ratio (R _S ≤ 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	70 70	90		dB
I _{OS}	Output Short-circuit Current	10	30	45	mA
± V _{opp}	Output Voltage Swing T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		12 13.5 10 13 10 12		V
SR	Slew Rate (V _I = ±10V, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)	0.35	0.5		V/μs
t _r , t _f	Rise Time and Fall Time (V _O = ± 20mV, R _L = 2kΩ, C _L = 100pF T _{amb} = 25°C, unity gain)		0.18		μs
K _{OV}	Overshoot (V _I = ± 20mV, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)		10		%
Z _I	Input Impedance	0.3	1		MΩ
Z _O	Output Impedance		75		Ω
B _{om}	Power Bandwidth (R _L = 2kΩ, C _L = 100pF, A _v = 1, T _{amb} = 25°C, V _O = 2V _{pp} , THD ≤ 5%)		9		kHz
B	Unity Gain Bandwidth (V _O = 10mV, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)		1		MHz
GBP	Gain Bandwidth Product (V _O = 10mV, R _L = 2kΩ, C _L = 100pF, f = 100kHz, T _{amb} = 25°C)	0.7	1		MHz
THD	Total Harmonic Distortion (f = 1kHz, A _v = 20dB, R _L = 2kΩ, V _O = 2V _{pp} , C _L = 100pF, T _{amb} = 25°C)		0.02		%
e _n	Equivalent Input Noise Voltage (f = 1kHz, R _S = 100Ω)		43		$\frac{nV}{\sqrt{Hz}}$

3303-03.TBL

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	MC3303 - MC3403 - MC3503			Unit
		Min.	Typ.	Max.	
\varnothing_m	Phase Margin		60		Degrees
DV_{IO}	Input Offset Voltage Drift $T_{min.} \leq T_{amb} \leq T_{max.}$		10		$\mu V/^\circ C$
DI_{IO}	Input Offset Current Drift $T_{min.} \leq T_{amb} \leq 25^\circ C$		50		$pA/^\circ C$
V_{O1}/V_{O2}	Channel Separation		120		dB

3303-04.TBL

ELECTRICAL CHARACTERISTICS

$V_{CC+} = 5V$, $V_{CC-} = \text{Ground}$, $T_{amb} = 25^\circ C$ (unless otherwise specified)

Symbol	Parameter	MC3303 - MC3403 - MC3503			Unit
		Min.	Typ.	Max.	
V_{IO}	Input Offset Voltage ($R_S \leq 10k\Omega$) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	5 6	mV
I_{IO}	Input Offset Current $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		2	50 200	nA
I_{IB}	Input Bias Current $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		40	500 800	nA
A_{vd}	Large Signal Voltage Gain ($V_O = 1.4$ to $2.4V$, $R_L = 2k\Omega$) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	10 5	200		V/mV
SVR	Supply Voltage Rejection Ratio ($R_S \leq 10k\Omega$) $T_{amb} = 25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	77 77	90		dB
I_{CC}	Supply Current (All Amp) MC3503		2.5	7 4	mA
V_{opp}	Output Voltage Range ($R_L = 10k\Omega$) $V_{CC} = +5V$ $+5 \leq V_{CC} \leq +30V$	3.3 $V_{CC+} - 2V$	3.5 $V_{CC+} - 1.7V$		V

3303-05.TBL

CIRCUIT DESCRIPTION

The MC3403 is made using four internally compensated, two-stage operational amplifiers. The first stage of each consists of differential input devices Q24 and Q22 with input buffer transistors Q25 and Q21 and the differential to single ended converter Q3 and Q4. The first stage performs not only the first stage gain function but also performs the level shifting and transconductance reduction functions. By reducing the transconductance a smaller compensation capacitor (only 8pF) can be employed, thus saving chip area.



The transconductance reduction is accomplished by splitting the collectors of Q24 and Q22. Another feature of this input stage is that the input common-mode range can include the negative supply of

ground, in single supply operation, without saturation either the input devices or the differential to single-ended converter.

The second stage consists of a standard current source load amplifier stage. The output stage is unique because it allows the output to swing to ground in single supply operation and yet does not exhibit any crossover distortion in split supply operations. This is possible because class AB operation is utilized.


Each amplifier is biased from an internal voltage regulator which has a low temperature coefficient thus giving each amplifier good temperature characteristics as well as excellent power supply rejection.

TYPICAL PERFORMANCE CURVES




APPLICATION INFORMATION

VOLTAGE REFERENCE




WIEN BRIDGE OSCILLATOR




APPLICATION INFORMATION (continued)


HIGH IMPEDANCE DIFFERENTIAL AMPLIFIER



COMPARATOR WITH HYSTERESIS




BI-QUAD FILTER




APPLICATION INFORMATION (continued)


FUNCTION GENERATOR




MULTIPLE FEEDBACK BANDPASS FILTER




TYPICAL PERFORMANCE CURVES



3303-14.EPS




3303-15.EPS



3303-16.EPS

WIDE BANDWIDTH DUAL BIPOLAR OPERATIONAL AMPLIFIERS

- INTERNALLY COMPENSATED
- SHORT-CIRCUIT PROTECTION
- GAIN AND PHASE MATCH BETWEEN AMPLIFIERS
- LOW POWER CONSUMPTION
- PIN TO PIN COMPATIBLE WITH MC1458/LM358
- GAIN BANDWIDTH PRODUCT (at 100kHz) 5.5MHz



DESCRIPTION

The MC4558 is a high performance monolithic dual operational amplifier.


The circuit combines all the outstanding features of the MC1458 and, in addition, possesses three times the unity gain bandwidth of the industry standard.

ORDER CODES


Part Number	Temperature Range	Package			
		H	N	J	D
MC4558C	0°C, +70°C	•	•	•	•
MC4558I	-40°C, +105°C	•	•	•	•
Example : MC4558CN					

4558-01.TBL

PIN CONNECTIONS (top views)



SCHEMATIC DIAGRAM (1/2 MC4558)



ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	MC4558I	MC4558C	Unit
V _{CC}	Supply Voltage	±22	±22	V
V _i	Input Voltage	±15	±15	V
V _{id}	Differential Input Voltage	±30	±30	V
P _{tot}	Power Dissipation	680	680	mW
	Output Short-circuit Duration	Infinite		
T _{oper}	Operating Free-air Temperature Range	-40 to +105	0 to +70	°C
T _{stg}	Storage Temperature Range	-65 to +150	-65 to +150	°C

ELECTRICAL CHARACTERISTICS $V_{CC} = \pm 15V$, $T_{amb} = 25^{\circ}C$ (unless otherwise specified)


Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{io}	Input Offset Voltage ($R_S \leq 10\text{ k}\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	5 6	mV
I_{io}	Input Offset Current $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		20	100 200	nA
I_{ib}	Input Bias Current $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		50	400 500	nA
A_{vd}	Large Signal Voltage Gain ($V_O = \pm 10V$, $R_L = 2\text{ k}\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio ($R_S \leq 10\text{ k}\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	77 77	90		dB
I_{CC}	Supply Current, all Amp, no Load $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		2.3	4.5 6	mA
V_{icm}	Input Common Mode Voltage Range $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	± 12 ± 12			V
CMR	Common-mode Rejection Ratio ($R_S \leq 10\text{ k}\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	70 70	90		dB
I_{OS}	Output Short-circuit Current	10	20	40	mA
V_O	Output Voltage Swing $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	$R_L = 10\text{ k}\Omega$ $R_L = 2\text{ k}\Omega$ $R_L = 10\text{ k}\Omega$ $R_L = 2\text{ k}\Omega$	± 12 ± 10 ± 12 ± 10	± 14 ± 13	V
SR	Slew Rate ($V_I = \pm 10V$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, $T_{amb} = 25^{\circ}C$, unity gain)	1.5	2.2		V/ μ s
t_r	Rise Time ($V_I = \pm 20\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, $T_{amb} = 25^{\circ}C$, unity gain)		0.3		μ s
K_{OV}	Overshoot ($V_I = \pm 20\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, $T_{amb} = 25^{\circ}C$, unity gain)		15		%
R_i	Input Resistance	0.3	2		M Ω
C_i	Input Capacitance		1.4		pF
R_o	Output Resistance		75		Ω
f_T	Transition Frequency		2.8		MHz
GBP	Gain Bandwidth Product ($V_I = 10\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, $f = 100\text{ kHz}$, $T_{amb} = 25^{\circ}C$)		5.5		MHz
THD	Total Harmonic Distorsion ($f = 1\text{ kHz}$, $A_v = 20\text{ dB}$, $R_L = 2\text{ k}\Omega$, $V_O = 2V_{pp}$, $C_L = 100\text{ pF}$, $T_{amb} = 25^{\circ}C$)		0.008		%
e_n	Equivalent Input Noise Voltage ($f = 1\text{ kHz}$, $R_S = 100\Omega$)		12		$\frac{nV}{\sqrt{Hz}}$
V_{O1}/V_{O2}	Channel Separation		120		dB

4558-03.TBL


TRANSIENT RESPONSE TEST CIRCUIT




OPEN LOOP FREQUENCY RESPONSE




PHASE MARGIN VERSUS FREQUENCY




POSITIVE OUTPUT VOLTAGE SWING VERSUS LOAD RESISTANCE



NEGATIVE OUTPUT VOLTAGE SWING VERSUS LOAD RESISTANCE




POWER BANDWIDTH (Large signal swing versus frequency)



GENERAL PURPOSE SINGLE JFET OPERATIONAL AMPLIFIERS

- LOW POWER CONSUMPTION
- WIDE COMMON-MODE (UP TO V_{CC}^+) AND DIFFERENTIAL VOLTAGE RANGE
- LOW INPUT BIAS AND OFFSET CURRENT
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : $16V/\mu s$ (typ)



DESCRIPTION

These circuits are high speed J-FET input single operational amplifiers incorporating well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.


The devices feature high slew rates, low input bias and offset current, and low offset voltage temperature coefficient.

ORDER CODES


Part Number	Temperature	Package		
		H	N	D
MC34001/A/B	0°C, +70°C	•	•	•
MC33001/A/B	-40°C, +105°C	•	•	•
MC35001/A/B	-55°C, +125°C	•	•	•

33001-01.TBL

PIN CONNECTIONS (top views)




SCHEMATIC DIAGRAM



33001-03.EPS

INPUT OFFSET VOLTAGE NULL CIRCUITS



33001-04.EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
V_{CC}	Supply Voltage - (note 1)	± 18	V	
V_I	Input Voltage - (note 3)	± 15	V	
V_{id}	Differential Input Voltage - (note 2)	± 30	V	
P_{tot}	Power Dissipation	680	mW	
	Output Short-circuit Duration (note 4)	Infinite		
T_{oper}	Operating Free Air Temperature Range	MC34001, A, B MC33001, A, B MC35001, A, B	0 to 70 -40 to 105 -55 to 125	$^{\circ}C$
T_{stg}	Storage Temperature Range		-65 to 150	$^{\circ}C$

- Notes :**
1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC+} and V_{CC-} .
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and /or supply voltages must be limited to ensure that the dissipation rating is not exceeded.


ELECTRICAL CHARACTERISTICS

V_{CC} = ±15V, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	MC35001A,B MC33001A,B MC34001A,B			MC35001 MC33001 MC34001			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{io}	Input Offset Voltage (R _S ≤ 10kΩ) T _{amb} = 25°C MC35001B, MC34001B, MC33001B MC35001A, MC34001A, MC33001A T _{min} ≤ T _{amb} ≤ T _{max} MC35001B, MC34001B, MC33001B MC35001A, MC34001A, MC33001A		3 0.4	5 2		3	10	mV
DV _{io}	Input Offset Voltage Drift		10			10		μV/°C
I _{io}	Input Offset Current * T _{amb} = 25°C T _{min} ≤ T _{amb} ≤ T _{max} .		5	100 4		5	100 4	pA nA
I _{ib}	Input Bias Current * T _{amb} = 25°C T _{min} ≤ T _{amb} ≤ T _{max} .		20	200 20		20	200 20	pA nA
A _{vd}	Large Signal Voltage Gain (R _L = 2kΩ, V _O = ±10V) T _{amb} = 25°C T _{min} ≤ T _{amb} ≤ T _{max} .	50 25	200		25 15	200		V/mV
SVR	Supply Voltage Rejection Ratio (R _S ≤ 10kΩ) T _{amb} = 25°C T _{min} ≤ T _{amb} ≤ T _{max} .	80 80	86		70 70	86		dB
I _{CC}	Supply Current, no Load T _{amb} = 25°C T _{min} ≤ T _{amb} ≤ T _{max} .		1.4	2.5 2.8		1.4	2.5 2.8	mA
V _{icm}	Input Common Mode Voltage Range	±11	+15 -12		±11	+15 -12		V
CMR	Common Mode Rejection Ratio (R _S ≤ 10kΩ) T _{amb} = 25°C T _{min} ≤ T _{amb} ≤ T _{max} .	80 80	86		70 70	86		dB
I _{os}	Output Short-circuit Current T _{amb} = 25°C T _{min} ≤ T _{amb} ≤ T _{max} .	10 10	40	60 60	10 10	40	60 60	mA
±V _{OPP}	Output Voltage Swing T _{amb} = 25°C R _L = 2kΩ R _L = 10kΩ R _L = 2kΩ R _L = 10kΩ T _{min} ≤ T _{amb} ≤ T _{max} .	10 12 10 12	12 13.5		10 12 10 12	12 13.5		V
SR	Slew Rate (V _{in} = 10V, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)	12	16		12	16		V/μs
t _r	Rise Time (V _{in} = 20mV, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)		0.1			0.1		μs
K _{OV}	Overshoot (V _{in} = 20mV, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)		10			10		%
GBP	Gain Bandwidth Product (f = 100kHz, T _{amb} = 25°C, V _{in} = 10mV, R _L = 2kΩ, C _L = 100pF)	2.5	4		2.5	4		MHz
R _i	Input Resistance		10 ¹²			10 ¹²		Ω
THD	Total Harmonic Distortion (f = 1kHz, A _V = 20dB, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, V _O = 2V _{PP})		0.01			0.01		%
e _n	Equivalent Input Noise Voltage (f = 1kHz, R _S = 100Ω)		15			15		nV √Hz
∅ _m	Phase Margin		45			45		Degrees


* The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature.

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




33001-05.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




33001-06.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




33001-07.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREE AIR TEMP.




33001-08.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS LOAD RESISTANCE




33001-09.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS SUPPLY VOLTAGE




33001-10.EPS

**INPUT BIAS CURRENT VERSUS
FREE AIR TEMPERATURE**




33001-11.EPS

**LARGE SIGNAL DIFFERENTIAL
VOLTAGE AMPLIFICATION VERSUS
FREE AIR TEMPERATURE**




33001-12.EPS

**LARGE SIGNAL DIFFERENTIAL
VOLTAGE AMPLIFICATION AND PHASE
SHIFT VERSUS FREQUENCY**




33001-13.EPS

**TOTAL POWER DISSIPATION VERSUS
FREE AIR TEMPERATURE**




33001-14.EPS

**SUPPLY CURRENT PER AMPLIFIER
VERSUS FREE AIR TEMPERATURE**




33001-15.EPS

**SUPPLY CURRENT PER AMPLIFIER
VERSUS SUPPLY VOLTAGE**




33001-16.EPS

**COMMON MODE REJECTION RATIO
VERSUS FREE AIR TEMPERATURE**




33001-17.EPS

**VOLTAGE FOLLOWER LARGE SIGNAL
PULSE RESPONSE**




33001-18.EPS

**OUTPUT VOLTAGE VERSUS
ELAPSED TIME**




33001-19.EPS

**EQUIVALENT INPUT NOISE VOLTAGE
VERSUS FREQUENCY**



33001-20.EPS

**TOTAL HARMONIC DISTORTION VERSUS
FREQUENCY**



33001-21.EPS

PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage Follower






Figure 2 : Gain-of-10 Inverting Amplifier




TYPICAL APPLICATIONS

(0.5Hz) SQUARE WAVE OSCILLATOR




HIGH Q NOTCH FILTER



GENERAL PURPOSE DUAL JFET OPERATIONAL AMPLIFIERS

- LOW POWER CONSUMPTION
- WIDE COMMON-MODE (UP TO V_{CC}^+) AND DIFFERENTIAL VOLTAGE RANGE
- LOW INPUT BIAS AND OFFSET CURRENT
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : $16V/\mu s$ (typ)



DESCRIPTION

These circuits are high speed J-FET input dual operational amplifiers incorporating well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.


The devices feature high slew rates, low input bias and offset current, and low offset voltage temperature coefficient.

ORDER CODES


Part Number	Temperature	Package		
		H	N	D
MC34002/A/B	0°C, +70°C	•	•	•
MC33002/A/B	-40°C, +105°C	•	•	•
MC35002/A/B	-55°C, +125°C	•	•	•

33002-01.TBL

PIN CONNECTIONS (top views)



SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
V_{CC}	Supply Voltage - (note 1)	± 18	V	
V_I	Input Voltage - (note 3)	± 15	V	
V_{Id}	Differential Input Voltage - (note 2)	± 30	V	
P_{tot}	Power Dissipation	680	mW	
	Output Short-circuit Duration (note 4)	Infinite		
T_{oper}	Operating Free Air Temperature Range	MC34002, A, B MC33002, A, B MC35002, A, B	0 to 70 -40 to 105 -55 to 125	$^{\circ}C$
T_{stg}	Storage Temperature Range		-65 to 150	$^{\circ}C$

- Notes :**
1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC}^+ and V_{CC}^- .
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and /or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

ELECTRICAL CHARACTERISTICS


V_{CC} = ±15V, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	MC35002A,B MC33002A,B MC34002A,B			MC35002 MC33002 MC34002			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{io}	Input Offset Voltage (R _S ≤ 10kΩ) T _{amb} = 25°C MC35002B, MC34002B, MC33002B MC35002A, MC34002A, MC33002A T _{min.} ≤ T _{amb} ≤ T _{max.} MC35002B, MC34002B, MC33002B MC35002A, MC34002A, MC33002A		3 1	5 2		3	10	mV
DV _{io}	Input Offset Voltage Drift		10			10		μV/°C
I _{io}	Input Offset Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		5	50 4		5	100 4	pA nA
I _{ib}	Input Bias Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		20	200 20		20	200 20	pA nA
A _{vd}	Large Signal Voltage Gain (R _L = 2kΩ, V _O = ±10V) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	50 25	200		25 15	200		V/mV
SVR	Supply Voltage Rejection Ratio (R _S ≤ 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	80 80	86		70 70	86		dB
I _{CC}	Supply Current, per Amp, no Load T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		1.4	2.5 2.8		1.4	2.5 2.8	mA
V _{icm}	Input Common Mode Voltage Range	±11	+15 -12		±11	+15 -12		V
CMR	Common Mode Rejection Ratio (R _C ≤ 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	80 80	86		70 70	86		dB
I _{os}	Output Short-circuit Current T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	10 10	40	60 60	10 10	40	60 60	mA
±V _{OPP}	Output Voltage Swing T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}							V
SR	Slew Rate (V _{in} = 10V, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)		12			12		V/μs
t _r	Rise Time (V _{in} = 20mV, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)		0.1			0.1		μs
K _{OV}	Overshoot (V _{in} = 20mV, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)		10			10		%
GBP	Gain Bandwidth Product (f = 100kHz, T _{amb} = 25°C, V _{in} = 10mV, R _L = 2kΩ, C _L = 100pF)	2.5	4		2.5	4		MHz
R _i	Input Resistance		10 ¹²			10 ¹²		Ω
THD	Total Harmonic Distortion (f = 1kHz, A _v = 20dB, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, V _O = 2V _{PP})		0.01			0.01		%
e _n	Equivalent Input Noise Voltage (f = 1kHz, R _S = 100Ω)		15			15		nV √Hz
∅m	Phase Margin		45			45		Degrees
V _{O1} /V _{O2}	Channel Separation (A _{vd} = 100)		120			120		dB

* The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature.


33002-03.TBL

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




33002-04.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




33002-05.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




33002-06.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREE AIR TEMP.




33002-07.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS LOAD RESISTANCE




33002-08.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS SUPPLY VOLTAGE




33002-09.EPS


**INPUT BIAS CURRENT VERSUS
FREE AIR TEMPERATURE**




**LARGE SIGNAL DIFFERENTIAL
VOLTAGE AMPLIFICATION VERSUS
FREE AIR TEMPERATURE**




**LARGE SIGNAL DIFFERENTIAL
VOLTAGE AMPLIFICATION AND PHASE
SHIFT VERSUS FREQUENCY**




**TOTAL POWER DISSIPATION VERSUS
FREE AIR TEMPERATURE**




**SUPPLY CURRENT PER AMPLIFIER
VERSUS FREE AIR TEMPERATURE**



**SUPPLY CURRENT PER AMPLIFIER
VERSUS SUPPLY VOLTAGE**




**COMMON MODE REJECTION RATIO
VERSUS FREE AIR TEMPERATURE**




33002-16.EPS

**VOLTAGE FOLLOWER LARGE SIGNAL
PULSE RESPONSE**




33002-17.EPS

**OUTPUT VOLTAGE VERSUS
ELAPSED TIME**




33002-18.EPS

**EQUIVALENT INPUT NOISE VOLTAGE
VERSUS FREQUENCY**



33002-19.EPS

**TOTAL HARMONIC DISTORTION VERSUS
FREQUENCY**



33002-20.EPS

PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage Follower






Figure 2 : Gain-of-10 Inverting Amplifier




TYPICAL APPLICATION

100KHZ QUADRUPLE OSCILLATOR



GENERAL PURPOSE QUAD J-FET OPERATIONAL AMPLIFIERS

- LOW POWER CONSUMPTION
- WIDE COMMON-MODE (UP TO V_{CC}^+) AND DIFFERENTIAL VOLTAGE RANGE
- LOW INPUT BIAS AND OFFSET CURRENT
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : $16V/\mu s$ (typ)



DESCRIPTION


These circuits are high speed J-FET input quad operational amplifiers incorporating well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.

The devices feature high slew rates, low input bias and offset current, and low offset voltage temperature coefficient.

ORDER CODES


Part Number	Temperature	Package	
		N	D
MC34004/A/B	0°C, +70°C	•	•
MC33004/A/B	-40°C, +105°C	•	•
MC35004/A/B	-55°C, +125°C	•	•

PIN CONNECTIONS (top view)



33004-01.TBL

SCHEMATIC DIAGRAM (each amplifier)



33004-02.EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
V_{CC}	Supply Voltage - (note 1)	± 18	V	
V_i	Input Voltage - (note 3)	± 15	V	
V_{id}	Differential Input Voltage - (note 2)	± 30	V	
P_{tot}	Power Dissipation	680	mW	
	Output Short-circuit Duration (note 4)	Infinite		
T_{oper}	Operating Free Air Temperature Range	MC34004, A, B MC33004, A, B MC35004, A, B	0 to 70 -40 to 105 -55 to 125	$^{\circ}C$
T_{stg}	Storage Temperature Range		-65 to 150	$^{\circ}C$

- Notes :**
1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC} and V_{CC} .
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and /or supply voltages must be limited to ensure that the dissipation rating is not exceeded.


ELECTRICAL CHARACTERISTICS

V_{CC} = ±15V, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	MC35004A,B MC33004A,B MC34004A,B			MC35004 MC33004 MC34004			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{io}	Input Offset Voltage (R _S ≤ 10kΩ) T _{amb} = 25°C MC35004B, MC34004B, MC33004B MC35004A, MC34004A, MC33004A T _{min.} ≤ T _{amb} ≤ T _{max.} MC35004B, MC34004B, MC33004B MC35004A, MC34004A, MC33004A		3 1	5 2 7 4		3	10 13	mV
DV _{io}	Input Offset Voltage Drift		10			10		μV/°C
I _{io}	Input Offset Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		5	50 4		5	100 4	pA nA
I _{ib}	Input Bias Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		20	200 20		20	200 20	pA nA
A _{vd}	Large Signal Voltage Gain (R _L = 2kΩ, V _O = ±10V) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	50 25	200		25 15	200		V/mV
SVR	Supply Voltage Rejection Ratio (R _S ≤ 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	80 80	86		70 70	86		dB
I _{cc}	Supply Current, per Amp, no Load T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		1.4	2.5 2.8		1.4	2.5 2.8	mA
V _{icm}	Input Common Mode Voltage Range	±11	+15 -12		±11	+15 -12		V
CMR	Common Mode Rejection Ratio (R _S ≤ 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	80 80	86		70 70	86		dB
I _{os}	Output Short-circuit Current T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	10 10	40	60 60	10 10	40	60 60	mA
±V _{OPP}	Output Voltage Swing T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}							V
SR	Slew Rate (V _{in} = 10V, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)		12	16		12	16	V/μs
t _r	Rise Time (V _{in} = 20mV, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)			0.1			0.1	μs
K _{ov}	Overshoot (V _{in} = 20mV, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)			10			10	%
GBP	Gain Bandwidth Product (f = 100kHz, T _{amb} = 25°C, V _{in} = 10mV, R _L = 2kΩ, C _L = 100pF)	2.5	4		2.5	4		MHz
R _i	Input Resistance			10 ¹²			10 ¹²	Ω
THD	Total Harmonic Distortion (f = 1kHz, A _v = 20dB, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, V _O = 2V _{PP})			0.01			0.01	%
e _n	Equivalent Input Noise Voltage (f = 1kHz, R _S = 100Ω)			15			15	$\frac{nV}{\sqrt{Hz}}$
∅ _m	Phase Margin			45			45	Degrees
V _{O1} /V _{O2}	Channel Separation (A _{vd} = 100)			120			120	dB


The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature.

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




33004-03.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




33004-04.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




33004-05.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREE AIR TEMP.




33004-06.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS LOAD RESISTANCE




33004-07.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS SUPPLY VOLTAGE




33004-08.EPS

**INPUT BIAS CURRENT VERSUS
FREE AIR TEMPERATURE**




33004-09.EPS

**LARGE SIGNAL DIFFERENTIAL
VOLTAGE AMPLIFICATION VERSUS
FREE AIR TEMPERATURE**




33004-10.EPS

**LARGE SIGNAL DIFFERENTIAL
VOLTAGE AMPLIFICATION AND PHASE
SHIFT VERSUS FREQUENCY**




33004-11.EPS

**TOTAL POWER DISSIPATION VERSUS
FREE AIR TEMPERATURE**




33004-12.EPS

**SUPPLY CURRENT PER AMPLIFIER
VERSUS FREE AIR TEMPERATURE**




33004-13.EPS

**SUPPLY CURRENT PER AMPLIFIER
VERSUS SUPPLY VOLTAGE**




33004-14.EPS

**COMMON MODE REJECTION RATIO
VERSUS FREE AIR TEMPERATURE**




33004-15.EPS

**VOLTAGE FOLLOWER LARGE SIGNAL
PULSE RESPONSE**




33004-16.EPS

**OUTPUT VOLTAGE VERSUS
ELAPSED TIME**




33004-17.EPS

**EQUIVALENT INPUT NOISE VOLTAGE
VERSUS FREQUENCY**



33004-18.EPS

**TOTAL HARMONIC DISTORTION VERSUS
FREQUENCY**



33004-19.EPS

PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage Follower






Figure 2 : Gain-of-10 Inverting Amplifier




TYPICAL APPLICATIONS

AUDIO DISTRIBUTION AMPLIFIER




TYPICAL APPLICATIONS (continued)


POSITIVE FEEDBACK BANDPASS FILTER



OUTPUT A




OUTPUT B



LOW NOISE DUAL OPERATIONAL AMPLIFIERS

PRELIMINARY DATA

- LOW VOLTAGE NOISE : $4.5\text{nV}/\sqrt{\text{Hz}}$
- HIGH GAIN BANDWIDTH PRODUCT : 15MHz
- HIGH SLEW RATE : $7.0\text{V}/\mu\text{s}$
- LOW DISTORTION : 0.002%
- LARGE OUTPUT VOLTAGE SWING :
+14.3V/-14.6V
- LOW INPUT OFFSET VOLTAGE
- EXCELLENT FREQUENCY STABILITY
- ESD PROTECTION 2000V



DESCRIPTION

The MC33078 is a monolithic dual operational amplifier dedicated to audio applications. The MC33078 offers low voltage noise ($4.5\text{nV}/\sqrt{\text{Hz}}$) and high frequency performances (15MHz gain bandwidth product, $7\text{V}/\mu\text{s}$ slew rate).

In addition the MC33078 has a very low distortion (0.002%) and excellent phase/gain margins.


The output stage allows a large output voltage swing and symmetrical source and sink currents.

ORDER CODES


Part Number	Temperature Range	Package	
		N	D
MC33078	-40, +105°C	•	•

33078-01.TBL

PIN CONNECTIONS (top view)



SCHEMATIC DIAGRAM (1/2 MC33078)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage (V_{CC+} to V_{CC-})	+36	V
V_{id}	Differential Input Voltage - (note 1)	30	V
V_i	Input Voltage - (note 1)	± 15	V
	Output Short-Circuit Duration - (note 2)	Infinite	
T_{oper}	Operating Free-air Temperature Range	-40, to +105	$^{\circ}C$
T_j	Maximum Junction Temperature	+150	$^{\circ}C$
T_{stg}	Storage Temperature	-65 to +150	$^{\circ}C$
P_{tot}	Maximum Power Dissipation - (note 2)	500	mW

Notes : 1. Either or both input voltages must not exceed the magnitude of V_{CC+} or V_{CC-}
 2. Power dissipation must be considered to ensure maximum junction temperature (T_j) is not exceeded


ELECTRICAL CHARACTERISTICS

 $V_{CC}^+ = +15V$, $V_{CC}^- = -15V$, $T_{amb} = 25^\circ C$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{io}	Input Offset Voltage ($R_S = 10\Omega$, $V_O = 0V$, $V_{ic} = 0V$) $T_{amb} = +25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		0.15	2 3	mV
DV_{io}	Input Offset Voltage Drift ($R_S = 10\Omega$, $V_{ic} = 0V$, $V_O = 0V$, $T_{min.} \leq T_{amb} \leq T_{max.}$)		2		$\mu V/^\circ C$
i_{io}	Input Offset Current ($V_{ic} = 0V$, $V_O = 0V$) $T_{amb} = +25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		10	150 175	nA
i_{ib}	Input Bias Current ($V_{ic} = 0V$, $V_O = 0V$) $T_{amb} = +25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		250	750 800	nA
V_{icm}	Common Mode Input Voltage Range ($\Delta V_{IO} = 5mV$, $V_O = 0V$)	± 13	± 14		V
A_{vd}	Large Signal Voltage Gain ($R_L = 2k\Omega$, $V_O = \pm 10V$) $T_{amb} = +25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	90 85	100		dB
$\pm V_{opp}$	Output Voltage Swing ($V_{id} = \pm 1V$) $R_L = 600\Omega$ $R_L = 600\Omega$ $R_L = 2.0k\Omega$ $R_L = 2.0k\Omega$ $R_L = 10k\Omega$ $R_L = 10k\Omega$		12.2 -12.7 14 -14.2 14.3 -14.6		V
CMR	Common Mode Rejection Ratio ($V_{ic} = \pm 13V$)	80	100		dB
SVR	Supply Voltage Rejection Ratio ($V_{CC}^+ / V_{CC}^- = +15V / -15V$ to $+5V / -5V$)	80	105		dB
i_o	Output Short Circuit Current ($V_{id} = \pm 1V$, Output to Ground) Source Sink	15 20	29 37		mA
I_{CC}	Supply current ($V_O = 0V$, All Amplifiers) $T_{amb} = +25^\circ C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		4	5 5.5	mA
SR	Slew Rate ($V_i = -10V$ to $+10V$, $R_L = 2k\Omega$, $C_L = 100pF$, $A_v = +1$)	5	7		V/ μs
GBP	Gain Bandwidth Product ($f = 100kHz$, $R_L = 2k\Omega$, $C_L = 100pF$)	10	15		MHz
B	Unity Gain Bandwidth (Open loop)		9		MHz
A_m	Gain Margin ($R_L = 2k\Omega$) $C_L = 0pF$ $C_L = 100pF$		-11 -6		dB
ϕ_m	Phase Margin ($R_L = 2k\Omega$) $C_L = 0pF$ $C_L = 100pF$		55 30		Degrees
e_n	Equivalent Input Noise Voltage ($R_S = 100\Omega$, $f = 1kHz$)		4.5		$\frac{nV}{\sqrt{Hz}}$
i_n	Equivalent Input Noise current ($f = 1kHz$)		0.5		$\frac{pA}{\sqrt{Hz}}$
THD	Total Harmonic Distortion ($R_L = 2k\Omega$, $f = 20Hz$ to $20kHz$, $V_O = 3V_{rms}$, $A_v = +1$)		0.002		%
V_{O1}/V_{O2}	Channel Separation ($f = 20Hz$ to $20kHz$)		120		dB
FPB	Full Power Bandwidth ($V_O = 27V_{pp}$, $R_L = 2k\Omega$, THD $\leq 1\%$)		120		kHz
Z_o	Output Impedance ($V_O = 0V$, $f = 9MHz$)		37		Ω
R_i	Input Resistance ($V_{ic} = 0V$)		175		k Ω
C_i	Input Capacitance ($V_{ic} = 0V$)		12		pF

LOW POWER SINGLE BIPOLAR OPERATIONAL AMPLIFIERS

- GOOD CONSUMPTION/SPEED RATIO : ONLY 200 μ A FOR 2.1MHz, 2V/ μ s
- SINGLE (OR DUAL) SUPPLY OPERATION FROM +4V TO +44V (\pm 2V TO \pm 22V)
- WIDE INPUT COMMON MODE VOLTAGE RANGE INCLUDING V_{CC}
- LOW LEVEL OUTPUT VOLTAGE CLOSE TO V_{CC} : 100mV TYPICAL
- PIN TO PIN COMPATIBLE WITH STANDARD SINGLE OP AMPs



DESCRIPTION

The MC33171 series are single bipolar operational amplifiers offering both low consumption (200 μ A) and good speed (2.1MHz, 2V/ μ s).


Moreover the Input Common Mode Range extends down to the lower supply rail, allowing single supply operation from +4V to +44V.

ORDER CODES

Part Number	Temperature Range	Package	
		N	D
MC33171	-40°C, +105°C	•	•
MC35171	-55°C, +125°C	•	•
Example: MC33171N			


33171-01.TBL

PIN CONNECTIONS (top view)




33171-01.EPS

SCHEMATIC DIAGRAM



INPUT OFFSET VOLTAGE NULL CIRCUIT



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	±22	V
V _{id}	Differential Input Voltage	(Note 1)	V
V _i	Input Voltage	(Note 1)	V
	Output Short Circuit Duration	Indefinite	s
T _{oper}	Operating Temperature Range	MC33171 MC35171 -40 to 105 -55 to 125	°C
T _j	Junction Temperature	150	°C
T _{stg}	Storage Temperature	-65 to 150	°C

Note 1: Either or both input voltages must not exceed the magnitude of V_{CC}.

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage Range	±2 to ±22	V

ELECTRICAL CHARACTERISTICS


V_{CC} = ±15V, R_L connected to Ground, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{io}	Input Offset Voltage V _{CC} = ±15V, V _{cm} = 0V V _{CC} ⁺ = 5V, V _{CC} ⁻ = 0V, V _{cm} = 0V V _{CC} ⁺ = 5V, V _{cm} = 0V, T _{min.} ≤ T _{amb} ≤ T _{max.}		1	4.5	mV
			1	5	
				6.5	
DV _{io}	Input Offset Voltage Drift		10		μV/°C
I _{io}	Input Offset Current (V _{cm} = 0V) T _{min.} ≤ T _{amb} ≤ T _{max.}		5	20 40	nA
I _{ib}	Input Bias Current (V _{cm} = 0V) T _{min.} ≤ T _{amb} ≤ T _{max.}		20	100 200	nA
A _{vd}	Large Signal Voltage Gain (R _L = 10kΩ, V _O = ±10V) T _{min.} ≤ T _{amb} ≤ T _{max.}	50 25	100		V/mV
V _{OH}	High Level Output Voltage V _{CC} ⁺ = 5V, V _{CC} ⁻ = 0V, R _L = 10kΩ V _{CC} = ±15V, R _L = 10kΩ V _{CC} = ±15V, R _L = 10kΩ, T _{min.} ≤ T _{amb} ≤ T _{max.}	3.5 13.6 13.3	4.2 14.2		V
V _{OL}	Low Level Output Voltage V _{CC} ⁺ = 5V, V _{CC} ⁻ = 0V, R _L = 10kΩ V _{CC} = ±15V, R _L = 10kΩ V _{CC} = ±15V, R _L = 10kΩ, T _{min.} ≤ T _{amb} ≤ T _{max.}		0.1 -14	0.15 -13.6 -13.3	V
I _{sc}	Output Short Circuit Current (V _{id} = 1V, V _O = 0V) Source Sink	3 15	6 27		mA
V _{icm}	Input Common Mode Voltage Range T _{min.} ≤ T _{amb} ≤ T _{max.}		0 to V _{CC} 1.8 0 to V _{CC} 2.2		V
CMR	Common Mode Rejection Ratio (V _i = V _{icm min.})	80	100		dB
SVR	Supply Voltage Rejection Ratio (V _{CC} = ±5 to ±15V)	80	100		dB
I _{cc}	Supply Current V _{CC} ⁺ = 5V, V _{CC} ⁻ = 0V, no load V _{CC} = ±15V, no load V _{CC} = ±15V, no load, T _{min.} ≤ T _{amb} ≤ T _{max.}		200 220	250 250 300	μA
SR	Slew Rate (V _i = ±10V, R _L = 10kΩ, C _L = 100pF)	1.4	2		V/μs
GBP	Gain Bandwidth Product (R _L = 10kΩ, C _L = 100pF, f = 100kHz)	1.4	2.1		MHz
φ _m	Phase Margin (R _L = 10kΩ, C _L = 100pF)		45		Degrees
e _n	Equivalent Input Noise Voltage (f = 1kHz)		29		nV √Hz
THD	Total Harmonic Distortion		0.05		%

33171-04.TBL

LOW POWER DUAL BIPOLAR OPERATIONAL AMPLIFIERS

- GOOD CONSUMPTION/SPEED RATIO : ONLY 200 μ A/Amp FOR 2.1MHz, 2V/ μ s
- SINGLE (OR DUAL) SUPPLY OPERATION FROM +4V TO +44V (\pm 2V TO \pm 22V)
- WIDE INPUT COMMON MODE VOLTAGE RANGE INCLUDING V_{CC}^-
- LOW LEVEL OUTPUT VOLTAGE CLOSE TO V_{CC}^- : 100mV TYPICAL
- PIN TO PIN COMPATIBLE WITH STANDARD DUAL OP AMPs



DESCRIPTION


The MC33172 series are dual bipolar operational amplifiers offering both low consumption (200 μ A/Amp) and good speed (2.1MHz, 2V/ μ s). Moreover the Input Common Mode Range extends down to the lower supply rail, allowing single supply operation from +4V to +44V.

ORDER CODES


Part Number	Temperature Range	Package	
		N	D
MC33172	-40°C, +105°C	•	•
MC35172	-55°C, +125°C	•	•
Example: MC33172N			

33172-01.TBL

PIN CONNECTIONS (top view)



SCHEMATIC DIAGRAM (for 1/2 MC33172)



33172-02.EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
V _{CC}	Supply Voltage	±22	V	
V _{id}	Differential Input Voltage	(Note 1)	V	
V _i	Input Voltage	(Note 1)	V	
	Output Short Circuit Duration	Indefinite	s	
T _{oper}	Operating Temperature Range	MC33172 MC35172	-40 to 105 -55 to 125	°C
T _j	Junction Temperature	150	°C	
T _{stg}	Storage Temperature	-65 to 150	°C	

Note 1: Either or both input voltages must not exceed the magnitude of V_{CC}.

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage Range	±2 to ±22	V

ELECTRICAL CHARACTERISTICS


$V_{CC} = \pm 15V$, R_L connected to Ground, $T_{amb} = 25^\circ C$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{io}	Input Offset Voltage $V_{CC} = \pm 15V$, $V_{cm} = 0V$ $V_{CC} = 5V$, $V_{CC-} = 0V$, $V_{cm} = 0V$ $V_{CC} = \pm 15V$, $V_{cm} = 0V$, $T_{min.} \leq T_{amb} \leq T_{max.}$		1	4.5	mV
			1	5	
				6.5	
DV_{io}	Input Offset Voltage Drift		10		$\mu V/^\circ C$
I_{io}	Input Offset Current ($V_{cm} = 0V$) $T_{min.} \leq T_{amb} \leq T_{max.}$		5	20 40	nA
I_{ib}	Input Bias Current ($V_{cm} = 0V$) $T_{min.} \leq T_{amb} \leq T_{max.}$		20	100 200	nA
A_{vd}	Large Signal Voltage Gain ($R_L = 10k\Omega$, $V_O = \pm 10V$) $T_{min.} \leq T_{amb} \leq T_{max.}$	50 25	100		V/mV
V_{OH}	High Level Output Voltage $V_{CC} = 5V$, $V_{CC-} = 0V$, $R_L = 10k\Omega$ $V_{CC} = \pm 15V$, $R_L = 10k\Omega$ $V_{CC} = \pm 15V$, $R_L = 10k\Omega$, $T_{min.} \leq T_{amb} \leq T_{max.}$	3.5	4.2		V
		13.6	14.2		
		13.3			
V_{OL}	Low Level Output Voltage $V_{CC} = 5V$, $V_{CC-} = 0V$, $R_L = 10k\Omega$ $V_{CC} = \pm 15V$, $R_L = 10k\Omega$ $V_{CC} = \pm 15V$, $R_L = 10k\Omega$, $T_{min.} \leq T_{amb} \leq T_{max.}$		0.1	0.15	V
			-14	-13.6	
				-13.3	
I_{sc}	Output Short Circuit Current ($V_{id} = 1V$, $V_O = 0V$) Source Sink	3	6		mA
		15	27		
V_{icm}	Input Common Mode Voltage Range $T_{min.} \leq T_{amb} \leq T_{max.}$	0 to			V
		$V_{CC-1.8}$ 0 to $V_{CC-2.2}$			
CMR	Common Mode Rejection Ratio ($V_i = V_{icm min.}$)	80	100		dB
SVR	Supply Voltage Rejection Ratio ($V_{CC} = \pm 5$ to $\pm 15V$)	80	100		dB
I_{cc}	Supply Current (Per Amplifier) $V_{CC} = 5V$, $V_{CC-} = 0V$, no load $V_{CC} = \pm 15V$, no load $V_{CC} = \pm 15V$, no load, $T_{min.} \leq T_{amb} \leq T_{max.}$		200	250	μA
			220	250	
				300	
SR	Slew Rate ($V_i = \pm 10V$, $R_L = 10k\Omega$, $C_L = 100pF$)	1.4	2		V/ μs
GBP	Gain Bandwidth Product ($R_L = 10k\Omega$, $C_L = 100pF$, $f = 100kHz$)	1.4	2.1		MHz
ϕ_m	Phase Margin ($R_L = 10k\Omega$, $C_L = 100pF$)		45		Degrees
e_n	Equivalent Input Noise Voltage ($f = 1kHz$)		29		nV Hz
THD	Total Harmonic Distortion		0.05		%
V_{O1}/V_{O2}	Channel Separation		120		dB

33172-04, TBL

LOW POWER QUAD BIPOLAR OPERATIONAL AMPLIFIERS

- GOOD CONSUMPTION/SPEED RATIO : ONLY 200 μ A/Amp FOR 2.1MHz, 2V/ μ s
- SINGLE (OR DUAL) SUPPLY OPERATION FROM +4V TO +44V (\pm 2V TO \pm 22V)
- WIDE INPUT COMMON MODE VOLTAGE RANGE INCLUDING V_{CC}^-
- LOW LEVEL OUTPUT VOLTAGE CLOSE TO V_{CC}^- : 100mV TYPICAL
- PIN TO PIN COMPATIBLE WITH STANDARD QUAD OP AMPS
- ESD PROTECTION



DESCRIPTION

The MC33174 series are quad bipolar operational amplifiers offering both low consumption (200 μ A/Amp) and good speed (2.1MHz, 2V/ μ s).

Moreover the Input Common Mode Range extends down to the lower supply rail, allowing single supply operation from +4V to +44V.


ORDER CODES

Part Number	Temperature Range	Package	
		N	D
MC33174	-40°C, +105°C	•	•
MC35174	-55°C, +125°C	•	•

Example: MC33174N


33174-01.TBL

PIN CONNECTIONS (top view)



33174-01.EPS

SCHEMATIC DIAGRAM (for 1/4 MC33174)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
V _{cc}	Supply Voltage	±22	V	
V _{id}	Differential Input Voltage	(Note 1)	V	
V _i	Input Voltage	(Note 1)	V	
	Output Short Circuit Duration	Indefinite	s	
T _{oper}	Operating Temperature Range	MC33174 MC35174	-40 to 105 -55 to 125	°C
T _j	Junction Temperature	150	°C	
T _{stg}	Storage Temperature	-65 to 150	°C	

Note 1: Either or both input voltages must not exceed the magnitude of V_{cc}.

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{cc}	Supply Voltage Range	±2 to ±22	V

ELECTRICAL CHARACTERISTICS


$V_{CC} = \pm 15V$, R_L connected to Ground, $T_{amb} = 25^\circ C$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{io}	Input Offset Voltage $V_{CC} = \pm 15V$, $V_{cm} = 0V$ $V_{CC}^+ = 5V$, $V_{CC}^- = 0V$, $V_{cm} = 0V$ $V_{CC} = \pm 15V$, $V_{cm} = 0V$, $T_{min.} \leq T_{amb} \leq T_{max.}$		1 1	4.5 5 6.5	mV
DV_{io}	Input Offset Voltage Drift		10		$\mu V/^\circ C$
I_{io}	Input Offset Current ($V_{cm} = 0V$) $T_{min.} \leq T_{amb} \leq T_{max.}$		5	20 40	nA
I_{ib}	Input Bias Current ($V_{cm} = 0V$) $T_{min.} \leq T_{amb} \leq T_{max.}$		20	100 200	nA
A_{vd}	Large Signal Voltage Gain ($R_L = 10k\Omega$, $V_O = \pm 10V$) $T_{min.} \leq T_{amb} \leq T_{max.}$	50 25	100		V/mV
V_{OH}	High Level Output Voltage $V_{CC}^+ = 5V$, $V_{CC}^- = 0V$, $R_L = 10k\Omega$ $V_{CC} = \pm 15V$, $R_L = 10k\Omega$ $V_{CC} = \pm 15V$, $R_L = 10k\Omega$, $T_{min.} \leq T_{amb} \leq T_{max.}$	3.5 13.6 13.3	4.2 14.2		V
V_{OL}	Low Level Output Voltage $V_{CC}^+ = 5V$, $V_{CC}^- = 0V$, $R_L = 10k\Omega$ $V_{CC} = \pm 15V$, $R_L = 10k\Omega$ $V_{CC} = \pm 15V$, $R_L = 10k\Omega$, $T_{min.} \leq T_{amb} \leq T_{max.}$		0.1 -14	0.15 -13.6 -13.3	V
I_{sc}	Output Short Circuit Current ($V_{id} = 1V$, $V_O = 0V$) Source Sink	3 15	6 27		mA
V_{icm}	Input Common Mode Voltage Range $T_{min.} \leq T_{amb} \leq T_{max.}$		0 to $V_{CC}-1.8$ 0 to $V_{CC}-2.2$		V
CMR	Common Mode Rejection Ratio ($V_i = V_{icm \text{ min.}}$)	80	100		dB
SVR	Supply Voltage Rejection Ratio ($V_{CC} = \pm 5$ to $\pm 15V$)	80	100		dB
I_{CC}	Supply Current (Per Amplifier) $V_{CC}^+ = 5V$, $V_{CC}^- = 0V$, no load $V_{CC} = \pm 15V$, no load $V_{CC} = \pm 15V$, no load, $T_{min.} \leq T_{amb} \leq T_{max.}$		200 220	250 250 300	μA
SR	Slew Rate ($V_i = \pm 10V$, $R_L = 10k\Omega$, $C_L = 100pF$)	1.4	2		V/ μs
GBP	Gain Bandwidth Product ($R_L = 10k\Omega$, $C_L = 100pF$, $f = 100kHz$)	1.4	2.1		MHz
ϕ_m	Phase Margin ($R_L = 10k\Omega$, $C_L = 100pF$)		45		Degrees
e_n	Equivalent Input Noise Voltage ($f = 1kHz$)		29		$\frac{nV}{\sqrt{Hz}}$
THD	Total Harmonic Distortion		0.05		%
V_{O1}/V_{O2}	Channel Separation		120		dB

33174-04.TBL

GENERAL PURPOSE SINGLE BIPOLAR TIMERS

- LOW TURN OFF TIME
- MAXIMUM OPERATING FREQUENCY GREATER THAN 500kHz
- TIMING FROM MICROSECONDS TO HOURS
- OPERATES IN BOTH ASTABLE AND MONO-STABLE MODES
- HIGH OUTPUT CURRENT CAN SOURCE OR SINK 200mA
- ADJUSTABLE DUTY CYCLE
- TTL COMPATIBLE
- TEMPERATURE STABILITY OF 0.005% PER°C



DESCRIPTION


The NE555 monolithic timing circuit is a highly stable controller capable of producing accurate time delays or oscillation. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For a stable operation as an oscillator, the free running frequency and the duty cycle are both accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output structure can source or sink up to 200mA. The NE555 is available in plastic and ceramic minidip package and in a 8-lead micropackage and in metal can package version.

ORDER CODES


Part Number	Temperature Range	Package			
		H	N	J	D
NE555	0°C, 70°C	•	•	•	•
SA555	-40°C, 105°C	•	•	•	•
SE555	-55°C, 125°C	•	•	•	•

555-01.TBL

PIN CONNECTIONS (top views)




BLOCK DIAGRAM



555-03.EPS

SCHEMATIC DIAGRAM



555-04.EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{cc}	Supply Voltage	18	V
T _{oper}	Operating Free Air Temperature Range for NE555 for SA555 for SE555	0 to 70 -40 to 105 -55 to 125	°C
T _j	Junction Temperature	150	°C
T _{stg}	Storage Temperature Range	-65 to 150	°C

555-02 TRI

OPERATING CONDITIONS

Symbol	Parameter	SE555	NE555 - SA555	Unit
V_{CC}	Supply Voltage	4.5 to 18	4.5 to 16	V
V_{th} , V_{trig} , V_{cl} , V_{reset}	Maximum Input Voltage	V_{CC}	V_{CC}	V

555-03.TBL

ELECTRICAL CHARACTERISTICS

 $T_{amb} = +25^{\circ}\text{C}$, $V_{CC} = +5\text{V}$ to $+15\text{V}$ (unless otherwise specified)

Symbol	Parameter	SE555			NE555 - SA555			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
I_{CC}	Supply Current ($R_L = \infty$) (- note 1)							mA
	Low State $V_{CC} = +5\text{V}$		3	5		3	6	
	$V_{CC} = +15\text{V}$		10	12		10	15	
	High State $V_{CC} = 5\text{V}$		2			2		
	Timing Error (monostable) ($R_A = 2\text{k}$ to $100\text{k}\Omega$, $C = 0.1\mu\text{F}$)							% ppm/°C %/V
	Initial Accuracy - (note 2)		0.5	2		1	3	
	Drift with Temperature		30	100		50		
	Drift with Supply Voltage		0.05	0.2		0.1	0.5	
	Timing Error (astable) ($R_A, R_B = 1\text{k}\Omega$ to $100\text{k}\Omega$, $C = 0.1\mu\text{F}$, $V_{CC} = +15\text{V}$)							% ppm/°C %/V
	Initial Accuracy - (note 2)		1.5			2.25		
	Drift with Temperature		90			150		
	Drift with Supply Voltage		0.15			0.3		
V_{CL}	Control Voltage level							V
	$V_{CC} = +15\text{V}$ $V_{CC} = +5\text{V}$	9.6 2.9	10 3.33	10.4 3.8	9 2.6	10 3.33	11 4	
V_{th}	Threshold Voltage							V
	$V_{CC} = +15\text{V}$ $V_{CC} = +5\text{V}$	9.4 2.7	10 3.33	10.6 4	8.8 2.4	10 3.33	11.2 4.2	
I_{th}	Threshold Current - (note 3)		0.1	0.25		0.1	0.25	μA
V_{trig}	Trigger Voltage							V
	$V_{CC} = +15\text{V}$ $V_{CC} = +5\text{V}$	4.8 1.45	5 1.67	5.2 1.9	4.5 1.1	5 1.67	5.6 2.2	
I_{trig}	Trigger Current ($V_{trig} = 0\text{V}$)		0.5	0.9		0.5	2.0	μA
V_{reset}	Reset Voltage - (note 4)	0.4	0.7	1	0.4	0.7	1	V
I_{reset}	Reset Current							mA
	$V_{reset} = +0.4\text{V}$ $V_{reset} = 0\text{V}$		0.1 0.4	0.4 1		0.1 0.4	0.4 1.5	
V_{OL}	Low Level Output Voltage							V
	$V_{CC} = +15\text{V}$, $I_{O(sink)} = 10\text{mA}$		0.1	0.15		0.1	0.25	
	$I_{O(sink)} = 50\text{mA}$		0.4	0.5		0.4	0.75	
	$I_{O(sink)} = 100\text{mA}$		2	2.2		2	2.5	
	$I_{O(sink)} = 200\text{mA}$		2.5			2.5		
	$V_{CC} = +5\text{V}$, $I_{O(sink)} = 8\text{mA}$ $I_{O(sink)} = 5\text{mA}$		0.1 0.05	0.25 0.2		0.3 0.25	0.4 0.35	
V_{OH}	High Level Output Voltage							V
	$V_{CC} = +15\text{V}$, $I_{O(source)} = 200\text{mA}$		13	12.5		12.5		
	$I_{O(source)} = 100\text{mA}$		13	13.3		13.3		
	$V_{CC} = +5\text{V}$, $I_{O(source)} = 100\text{mA}$	3	3.3		2.75	3.3		

555-04.TBL

- Notes :
1. Supply current when output is high is typically 1mA less.
 2. Tested at $V_{CC} = +5\text{V}$ and $V_{CC} = +15\text{V}$.
 3. This will determine the maximum value of $R_A + R_B$ for +15V operation the max total is $R = 20\text{M}\Omega$ and for 5V operation, the max total $R = 3.5\text{M}\Omega$.


ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	SE555			NE555 - SA555			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
$I_{dis(off)}$	Discharge Pin Leakage Current (output high) ($V_{dis} = 10V$)		20	100		20	100	nA
$V_{dis(sat)}$	Discharge pin Saturation Voltage (output low) - (note 5) $V_{CC} = +15V, I_{dis} = 15mA$ $V_{CC} = +5V, I_{dis} = 4.5mA$		180 80	480 200		180 80	480 200	mV
t_r t_f	Output Rise Time Output Fall Time		100 100	200 200		100 100	300 300	ns
t_{off}	Turn off Time - (note 6) ($V_{reset} = V_{CC}$)		0.5			0.5		μs

555-05.TBL


- Notes :**
5. No protection against excessive Pin 7 current is necessary, providing the package dissipation rating will not be exceeded.
 6. Time measured from a positive going input pulse from 0 to $0.8 \times V_{CC}$ into the threshold to the drop from high to low of the output trigger is tied to threshold.

Figure 1 : Minimum Pulse Width Required for Trigering




555-05.EPS

Figure 2 : Supply Current versus Supply Voltage




555-06.EPS

Figure 3 : Delay Time versus Temperature




555-07.EPS

Figure 4 : Low Output Voltage versus Output Sink Current




555-08.EPS

Figure 5 : Low Output Voltage versus Output Sink Current




555-09.EPS

Figure 6 : Low Output Voltage versus Output Sink Current




555-10.EPS

Figure 7 : High Output Voltage Drop versus Output




555-11.EPS

Figure 8 : Delay Time versus Supply Voltage



555-12.EPS

Figure 9 : Propagation Delay versus Voltage Level of Trigger Value




555-13.EPS

APPLICATION INFORMATION

MONOSTABLE OPERATION

In the monostable mode, the timer functions as a one-shot. Referring to figure 10 the external capacitor is initially held discharged by a transistor inside the timer.

Figure 10



The circuit triggers on a negative-going input signal when the level reaches $1/3 V_{cc}$. Once triggered, the circuit remains in this state until the set time has elapsed, even if it is triggered again during this interval. The duration of the output HIGH state is given by $t = 1.1 R_1 C_1$ and is easily determined by figure 12.

Notice that since the charge rate and the threshold level of the comparator are both directly proportional to supply voltage, the timing interval is independent of supply. Applying a negative pulse simultaneously to the reset terminal (pin 4) and the trigger terminal (pin 2) during the timing cycle discharges the external capacitor and causes the cycle to start over. The timing cycle now starts on the positive edge of the reset pulse. During the time the reset pulse is applied, the output is driven to its LOW state.

When a negative trigger pulse is applied to pin 2, the flip-flop is set, releasing the short circuit across the external capacitor and driving the output HIGH. The voltage across the capacitor increases exponentially with the time constant $\tau = R_1 C_1$. When the voltage across the capacitor equals $2/3 V_{cc}$, the comparator resets the flip-flop which then discharge the capacitor rapidly and drives the output to its LOW state.

Figure 11 shows the actual waveforms generated in this mode of operation.

When Reset is not used, it should be tied high to avoid any possibly or false triggering.

Figure 11





Figure 12



ASTABLE OPERATION

When the circuit is connected as shown in figure 13 (pin 2 and 6 connected) it triggers itself and free runs as a multivibrator. The external capacitor charges through R_1 and R_2 and discharges through R_2 only. Thus the duty cycle may be precisely set by the ratio of these two resistors.

In the astable mode of operation, C_1 charges and discharges between $1/3 V_{cc}$ and $2/3 V_{cc}$. As in the triggered mode, the charge and discharge times and therefore frequency are independent of the supply voltage.

Figure 13




Figure 14 shows actual waveforms generated in this mode of operation.

The charge time (output HIGH) is given by :

$$t_1 = 0.693 (R_1 + R_2) C_1$$

and the discharge time (output LOW) by :

$$t_2 = 0.693 (R_2) C_1$$

Thus the total period T is given by :

$$T = t_1 + t_2 = 0.693 (R_1 + 2R_2) C_1$$

The frequency of oscillation is them :


$$f = \frac{1}{T} = \frac{1.44}{(R_1 + 2R_2) C_1}$$

and may be easily found by figure 15.

The duty cycle is given by :

$$D = \frac{R_2}{R_1 + 2R_2}$$


Figure 14



$R_1 = R_2 = 4.8k\Omega$, $C_1 = 0.1\mu F$, $R_L = 1k\Omega$

555-19.EPS

Figure 15 : Free Running Frequency versus R_1 , R_2 and C_1




555-18.EPS

PULSE WIDTH MODULATOR

When the timer is connected in the monostable mode and triggered with a continuous pulse train, the output pulse width can be modulated by a signal applied to pin 5. Figure 16 shows the circuit.

Figure 16 : Pulse Width Modulator.



555-20.EPS

LINEAR RAMP

When the pullup resistor, R_A , in the monostable circuit is replaced by a constant current source, a linear ramp is generated. Figure 17 shows a circuit configuration that will perform this function.

Figure 17.





Figure 18 shows waveforms generated by the linear ramp.

The time interval is given by :

$$T = \frac{(2/3 V_{CC} R_E (R_1 + R_2) C)}{R_1 V_{CC} - V_{BE} (R_1 + R_2)} \quad V_{BE} = 0.6V$$

Figure 18 : Linear Ramp.



555-23.EPS

$V_{CC} = 5V$
 Time = 20µs/DIV
 $R_1 = 47k\Omega$
 $R_2 = 100k\Omega$
 $R_E = 2.7k\Omega$
 $C = 0.01\mu F$

Top trace : input 3V/DIV
 Middle trace : output 5V/DIV
 Bottom trace : output 5V/DIV
 Bottom trace : capacitor voltage
 1V/DIV

50% DUTY CYCLE OSCILLATOR

For a 50% duty cycle the resistors R_A and R_E may be connected as in figure 19. The time period for the output high is the same as previous,

$t_1 = 0.693 R_A C$.


For the output low it is $t_2 =$

$$[(R_A R_B)/(R_A + R_B)] \text{CLn} \left[\frac{R_B - 2R_A}{2R_B - R_A} \right]$$

Thus the frequency of oscillation is $f = \frac{1}{t_1 + t_2}$

Note that this circuit will not oscillate if R_B is greater

Figure 19 : 50% Duty Cycle Oscillator.




than $1/2 R_A$ because the junction of R_A and R_B cannot bring pin 2 down to $1/3 V_{CC}$ and trigger the lower comparator.

ADDITIONAL INFORMATION

Adequate power supply bypassing is necessary to protect associated circuitry. Minimum recommended is $0.1\mu F$ in parallel with $1\mu F$ electrolytic.

GENERAL PURPOSE DUAL BIPOLAR TIMERS

- LOW TURN OFF TIME
- MAXIMUM OPERATING FREQUENCY GREATER THAN 500kHz
- TIMING FROM MICROSECONDS TO HOURS
- OPERATES IN BOTH ASTABLE AND MONO-STABLE MODES
- HIGH OUTPUT CURRENT CAN SOURCE OR SINK 200mA
- ADJUSTABLE DUTY CYCLE
- TTL COMPATIBLE
- TEMPERATURE STABILITY OF 0.005% PER °C



DESCRIPTION


The NE556 dual monolithic timing circuit is a highly stable controller capable of producing accurate time delays or oscillation. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For a stable operation as an oscillator, the free running frequency and the duty cycle are both accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output structure can source or sink up to 200mA.

ORDER CODES


Part Number	Temperature Range	Package			
		H	N	J	D
NE556	0°C, 70°C	•	•	•	•
SA556	-40°C, 105°C	•	•	•	•
SE556	-55°C, 125°C	•	•	•	•

556-01.TBL

PIN CONNECTIONS (top view)




BLOCK DIAGRAM



556-02.EPS

SCHEMATIC DIAGRAM



556-03.EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
V _{cc}	Supply Voltage	for SE556	18	V
		for NE556	16	
T _{oper}	Operating Free Air Temperature Range	for NE556 for SA556 for SE556	0 to 70 -40 to 105 -55 to 125	°C
T _j	Junction Temperature		150	°C

OPERATING CONDITIONS

Symbol	Parameter	SE556	NE556 - SA556	Unit
V _{CC}	Supply Voltage	4.5 to 18	4.5 to 16	V
V _{th} , V _{trig} , V _{cl} , V _{reset}	Maximum Input Voltage	V _{CC}	V _{CC}	V

556-03.TBL

ELECTRICAL CHARACTERISTICS

T_{amb} = +25°C, V_{CC} = +5V to +15V (unless otherwise specified)

Symbol	Parameter	SE556			NE556 - SA556			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
I _{CC}	Supply Current (R _L ∞) - (note 1) - (2 timers)							mA
	Low State V _{CC} = +5V		6	10		6	12	
	High State V _{CC} = +15V V _{CC} = 5V		20 4	24		20 4	30	
	Timing Error (monostable) (R _A , R _B = 2k to 100kΩ, C = 0.1μF)							% ppm/°C %/V
	Initial Accuracy - (note 2)		0.5	2		1	3	
	Drift with Temperature Drift with Supply Voltage		30 0.05	100 0.2		50 0.1	0.5	
	Timing Error (astable) (R _A , R _B = 1kΩ to 100kΩ, C = 0.1μF, V _{CC} = +15V)							% ppm/°C %/V
	Initial Accuracy - (note 2)		1.5			2.25		
	Drift with Temperature Drift with Supply Voltage		90 0.15			150 0.3		
V _{CL}	Control Voltage level V _{CC} = +15V V _{CC} = +5V	9.6 2.9	10 3.33	10.4 3.8	9 2.6	10 3.33	11 4	V
V _{th}	Threshold Voltage V _{CC} = +15V V _{CC} = +5V	9.4 2.7	10 3.33	10.6 4	8.8 2.4	10 3.33	11.2 4.2	V
I _{th}	Threshold Current - (note 3)		0.1	0.25		0.1	0.25	μA
V _{trig}	Trigger Voltage V _{CC} = +15V V _{CC} = +5V	4.8 1.45	5 1.67	5.2 1.9	4.5 1.1	5 1.67	5.6 2.2	V
I _{trig}	Trigger Current (V _{trig} = 0V)		0.5	0.9		0.5	2.0	μA
V _{reset}	Reset Voltage - (note 4)	0.4	0.7	1	0.4	0.7	1	V
I _{reset}	Reset Current V _{reset} = +0.4V V _{reset} = 0V		0.1 0.4	0.4 1		0.1 0.4	0.4 1.5	mA
V _{OL}	Low Level Output Voltage V _{CC} = +15V, I _{O(sink)} = 10mA I _{O(sink)} = 50mA I _{O(sink)} = 100mA I _{O(sink)} = 200mA		0.1	0.15		0.1	0.25	V
			0.4	0.5		0.4	0.75	
			2	2.2		2	2.5	
	V _{CC} = +5V, I _{O(sink)} = 8mA I _{O(sink)} = 5mA		2.5	2.5		2.5	2.5	V
			0.1	0.25		0.3	0.4	
			0.05	0.2		0.25	0.35	
V _{OH}	High Level Output Voltage V _{CC} = +15V, I _{O(source)} = 200mA I _{O(source)} = 100mA V _{CC} = +5V, I _{O(source)} = 100mA		13	12.5		12.5		V
			3	3.3		3.3		
						12.75	13.3	

556-4.TBL

- Notes :
1. Supply current when output is high is typically 1mA less.
 2. Tested at V_{CC} = +5V and V_{CC} = +15V.
 3. This will determine the maximum value of R_A + R_B for +15V operation the max total is R = 20MΩ and for 5V operation, the max total R = 3.5MΩ.
 4. Specified with trigger input high.


ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	SE556			NE556 - SA556			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
$I_{dis(off)}$	Discharge Pin Leakage Current (output high) ($V_{dis} = 10V$)		20	100		20	100	nA
$V_{dis(sat)}$	Discharge pin Saturation Voltage (output low) - (note 5) $V_{CC} = +15V, I_{dis} = 15mA$ $V_{CC} = +5V, I_{dis} = 4.5mA$		180 80	480 200		180 80	480 200	mV
t_r	Output Rise Time		100	200		100	300	ns
t_f	Output Fall Time		100	200		100	300	ns
t_{off}	Turn off Time - (note 6) ($V_{reset} = V_{CC}$)		0.5			0.5		μs

Notes : 5. No protection against excessive Pin 7 current is necessary, providing the package dissipation rating will not be exceeded.
6. Time measured from a positive going input pulse from 0 to $0.8 \times V_{CC}$ into the threshold to the drop from high to low of the output trigger is tied to threshold.


556-05.TBL

Figure 1 : Minimum Pulse Width Required for Trigering




556-04.EPS

Figure 2 : Supply Current versus Supply Voltage




556-05.EPS

Figure 3 : Delay Time versus Temperature




556-06.EPS

Figure 4 : Low Output Voltage versus Output Sink Current




556-07.EPS

Figure 5 : Low Output Voltage versus Output Sink Current




556-08.EPS

Figure 6 : Low Output Voltage versus Output Sink Current




556-09.EPS

Figure 7 : High Output Voltage Drop versus Output




556-10.EPS

Figure 8 : Delay Time versus Supply Voltage



556-11.EPS


Figure 9 : Propagation Delay versus Voltage Level of Trigger Value




556-12.EPS

TYPICAL APPLICATION

50 % DUTY CYCLE OSCILLATOR




PULSE WIDTH MODULATOR



$$t_1 = 0.693 R_A C$$


$$t_2 = \left[\frac{(R_A R_B)}{(R_A + R_B)} \right] C \ln \left[\frac{R_B - 2R_A}{2R_B - R_A} \right]$$

$$f = \frac{1}{t_1 + t_2} \quad R_B < \frac{1}{2} R_A \quad t_1$$




TONE BURST GENERATOR


For a tone burst generator the first timer is used as a monostable and determines the tone duration when triggered by a positive pulse at pin 6. The second timer is enabled by the high output of the monostable. It is connected as an astable and determines the frequency of the tone.




MONOSTABLE OPERATION



ASTABLE OPERATION




$t_1 = 0.693 (R_A + R_B) C$ Output High
 $t_2 = 0.693 R_B C$ Output Low



**VERY LOW OFFSET
SINGLE BIPOLAR OPERATIONAL AMPLIFIERS**

- EXTREMELY LOW OFFSET : 150µV MAX
- LOW INPUT BIAS CURRENT : 1.8nA
- LOW V_{io} DRIFT : 0.5µV/°C
- WIDE SUPPLY VOLTAGE RANGE :
± 3V to ± 22V



DESCRIPTION

The OP07C is a very high precision op amp with an offset voltage maximum of 150µV.


Offering also low input current (1.8nA) and high gain (400V/mV), the OP07C is particularly suitable for instrumentation applications.

ORDER CODES


Part Number	Temperature Range	Package
		N
OP07C	-40°C, +105°C	•

OP07C-01.TBL

PIN CONNECTIONS (top view)




SCHEMATIC DIAGRAM



OP07C-02.EPS

INPUT OFFSET VOLTAGE NULLING CIRCUIT



OP07C-03.EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	± 22	V
V_{id}	Differential Input Voltage	± 30	V
V_i	Input Voltage	± 22	V
T_{oper}	Operating Temperature	-40 to +105	$^{\circ}C$
T_{stg}	Storage Temperature	-65 to +150	$^{\circ}C$

OP07C-02 TRI

ELECTRICAL CHARACTERISTICS

 $V_{CC} = \pm 15V$, $T_{amb} = +25^{\circ}C$ (unless otherwise specified)


Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{io}	Input Offset Voltage $0^{\circ}C \leq T_{amb} \leq +70^{\circ}C$		60	150 250	μV
	Long Term Input Offset Voltage Stability - (note 1)		0.4	2	$\mu V/Mo$
DV_{io}	Input Offset Voltage Drift		0.5	1.8	$\mu V/^{\circ}C$
I_{io}	Input Offset Current $0^{\circ}C \leq T_{amb} \leq +70^{\circ}C$		0.8	6 8	nA
DI_{io}	Input Offset Current Drift		15	50	$pA/^{\circ}C$
I_{ib}	Input Bias Current $0^{\circ}C \leq T_{amb} \leq +70^{\circ}C$		1.8	7 9	nA
DI_{ib}	Input Bias Current Drift		15	50	$pA/^{\circ}C$
R_o	Open Loop Output Resistance		60		Ω
R_{id}	Differential Input Resistance		33		M Ω
R_{ic}	Common Mode Input Resistance		120		G Ω
V_{icm}	Input Common Mode Voltage Range $0^{\circ}C \leq T_{amb} \leq +70^{\circ}C$	± 13 ± 13	± 13.5		V
CMR	Common Mode Rejection Ratio ($V_i = V_{icm \text{ min}}$) $0^{\circ}C \leq T_{amb} \leq +70^{\circ}C$	100 97	120		dB
SVR	Supply Voltage Rejection Ratio ($V_{CC} = \pm 3$ to $\pm 18V$) $0^{\circ}C \leq T_{amb} \leq +70^{\circ}C$	90 86	104		dB
A_{vd}	Large Signal Voltage Gain $V_{CC} = \pm 15$, $R_L = 2k\Omega$, $V_O = \pm 10V$, $0^{\circ}C \leq T_{amb} \leq +105^{\circ}C$ $V_{CC} = \pm 3V$, $R_L = 500\Omega$, $V_O = \pm 0.5V$	120 100 100	400 400		V/mV
V_{opp}	Output Voltage Swing $R_L = 10k\Omega$ $R_L = 2k\Omega$ $R_L = 1k\Omega$ $R_L = 2k\Omega$ $0^{\circ}C \leq T_{amb} \leq +70^{\circ}C$	± 12 ± 11.5 ± 11	± 13 ± 12.8 ± 12		V
SR	Slew Rate ($R_L = 2k\Omega$, $C_L = 100pF$)		0.17		V/ μS
GBP	Gain Bandwidth Product ($R_L = 2k\Omega$, $C_L = 100pF$, $f = 100kHz$)		0.5		MHz
I_{CC}	Supply Current - (no load) $0^{\circ}C \leq T_{amb} \leq +70^{\circ}C$ $V_{CC} = \pm 3V$		2.7 0.67	5 1.3	mA
e_n	Equivalent Input Noise Voltage $f = 10Hz$ $f = 100Hz$ $f = 1kHz$		11 10.5 10	20 13.5 11.5	$\frac{nV}{\sqrt{Hz}}$
i_n	Equivalent Input Noise Current $f = 10Hz$ $f = 100Hz$ $f = 1kHz$		0.3 0.2 0.1	0.9 0.3 0.2	$\frac{pA}{\sqrt{Hz}}$

Note 1 : 1. Long Term Input Offset Voltage Stability refers to the average trend line of V_{io} vs time over extended periods after the first 30 days of operation.

OP07C-03.TBL

**VERY LOW OFFSET
SINGLE BIPOLAR OPERATIONAL AMPLIFIERS**

- EXTREMELY LOW OFFSET : 150 μ V MAX
- LOW INPUT BIAS CURRENT : 1.8nA
- LOW V_{io} DRIFT : 0.5 μ V/ $^{\circ}$ C
- WIDE SUPPLY VOLTAGE RANGE :
 \pm 3V to \pm 22V



DESCRIPTION

The OP07D is a very high precision op amp with an offset voltage maximum of 150 μ V.


Offering also low input current (1.8nA) and high gain (400V/mV), the OP07D is particularly suitable for instrumentation applications.

ORDER CODES


Part Number	Temperature Range	Package
		N
OP07D	-40 $^{\circ}$ C, +105 $^{\circ}$ C	•

OP07D-01.TBL

PIN CONNECTIONS (top view)




SCHEMATIC DIAGRAM



OP07D-02.EPS

INPUT OFFSET VOLTAGE NULLING CIRCUIT



OP07D-03.EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	±22	V
V _{id}	Differential Input Voltage	±30	V
V _i	Input Voltage	±22	V
T _{oper}	Operating Temperature	-40 to +105	°C
T _{stg}	Storage Temperature	-65 to +150	°C

OP07D-02.TBL

ELECTRICAL CHARACTERISTICS

 $V_{CC} = \pm 15V$, $T_{amb} = +25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{io}	Input Offset Voltage $0^{\circ}C \leq T_{amb} \leq +70^{\circ}C$		60	150 250	μV
	Long Term Input Offset Voltage Stability - (note 1)		0.4	3	$\mu V/Mo$
DV_{io}	Input Offset Voltage Drift		0.5	2.5	$\mu V/^{\circ}C$
I_{io}	Input Offset Current $0^{\circ}C \leq T_{amb} \leq +70^{\circ}C$		0.8	6 8	nA
	Input Offset Current Drift		15	50	$pA/^{\circ}C$
I_{ib}	Input Bias Current $0^{\circ}C \leq T_{amb} \leq +70^{\circ}C$		1.8	12 14	nA
	Input Bias Current Drift		15	50	$pA/^{\circ}C$
R_o	Open Loop Output Resistance		60		Ω
R_{id}	Differential Input Resistance		33		$M\Omega$
R_{ic}	Common Mode Input Resistance		120		$G\Omega$
V_{icm}	Input Common Mode Voltage Range $0^{\circ}C \leq T_{amb} \leq +70^{\circ}C$	± 13 ± 13	± 13.5		V
	Common Mode Rejection Ratio ($V_i = V_{icm} \text{ min}$) $0^{\circ}C \leq T_{amb} \leq +70^{\circ}C$	94 94	120		dB
SVR	Supply Voltage Rejection Ratio ($V_{CC} = \pm 3$ to $\pm 18V$) $0^{\circ}C \leq T_{amb} \leq +70^{\circ}C$	90 86	104		dB
	Large Signal Voltage Gain $V_{CC} = \pm 15V$, $R_L = 2k\Omega$, $V_O = \pm 10V$ $0^{\circ}C \leq T_{amb} \leq +70^{\circ}C$ $V_{CC} = \pm 3V$, $R_L = 500\Omega$, $V_O = \pm 0.5V$	120 100	400 400		V/mV
V_{opp}	Output Voltage Swing $R_L = 10k\Omega$ $R_L = 2k\Omega$ $R_L = 1k\Omega$ $R_L = 2k\Omega$ $0^{\circ}C \leq T_{amb} \leq +70^{\circ}C$	± 12 ± 11.5 ± 11	± 13 ± 12.8 ± 12		V
	Slew Rate ($R_L = 2k\Omega$, $C_L = 100pF$)		0.17		$V/\mu S$
GBP	Gain Bandwidth Product ($R_L = 2k\Omega$, $C_L = 100pF$, $f = 100kHz$)		0.5		MHz
I_{CC}	Supply Current - (no load) $0^{\circ}C \leq T_{amb} \leq +70^{\circ}C$ $V_{CC} = \pm 3V$		2.7 0.67	5 6 1.3	mA
	Equivalent Input Noise Voltage $f = 10Hz$ $f = 100Hz$ $f = 1kHz$		11 10.5 10	20 13.5 11.5	nV \sqrt{Hz}
i_n	Equivalent Input Noise Current $f = 10Hz$ $f = 100Hz$ $f = 1kHz$		0.3 0.2 0.1	0.9 0.3 0.2	pA \sqrt{Hz}

Note 1 : 1. Long Term Input Offset Voltage Stability refers to the average trend line of V_{io} vs time over extended periods after the first 30 days of operation.

STEPPER MOTOR DRIVER

- FULL STEP - HALF STEP - QUARTER STEP OPERATING MODE
- BIPOLAR OUTPUT CURRENT UP TO 1 A
- FROM 10 V UP TO 46 V MOTOR SUPPLY VOLTAGE
- LOW SATURATION VOLTAGE WITH INTEGRATED BOOTSTRAP
- BUILT IN FAST PROTECTION DIODES
- EXTERNALLY SELECTABLE CURRENT LEVEL
- OUTPUT CURRENT LEVEL DIGITALLY OR ANALOGUE CONTROLLED
- THERMAL PROTECTION WITH SOFT INTERVENTION

A monostable, programmed by an external RC network, sets the current decay time.


The power section is a full H-bridge driver with four internal clamp diodes for current recirculation. An external connection to the lower emitters is available for the insertion of a sensing resistor. Two PBL3717As and few external components form a complete stepper motor drive subsystem.

The recommended operating ambient temperature ranges is from 0 to 70 °C.


The PBL3717A is supplied in a 12 + 2 + 2 lead Powerdip package.

DESCRIPTION

The PBL3717A is a monolithic IC which controls and drives one phase of a bipolar stepper motor with chopper control of the phase current. Current levels may be selected in three steps by means of two logic inputs which select one of three current comparators. When both of these inputs are high the device is disabled. A separate logic input controls the direction of current flow.




BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_s	Power Supply Voltage (pins 14, 3)	50	V
V_{ss}	Logic Supply Voltage (pin 6)	7	V
V_i	Logic Input Voltage (pins 7, 8, 9)	6	V
V_c	Comparator Input (pin 10)	V_{ss}	
V_r	Reference Input Voltage (pin 11)	15	V
I_o	Output Current (DC operation)	1.2	A
T_{stg}	Storage Temperature	- 55 to + 150	°C
T_j	Operating Junction Temperature	150	°C

CONNECTION DIAGRAM (top view)



TRUTH TABLE

Input 0 (pin 9)	Input 1 (pin 7)	
H	H	No Current
L	H	Low Current
H	L	Medium Current
L	L	High Current

THERMAL DATA

$R_{th\ j-case}$	Thermal Resistance Junction-pins	11	°C/W
$R_{th\ j-amb}$	Thermal Resistance Junction-ambient*	40	°C/W

* Soldered on a 35µ thick 20 cm² P.C. board copper area.

PIN FUNCTIONS

N	Name	Function
1	OUTPUT B	Output Connection (with pin 15). The output stage is a "H" bridge formed by four transistors and four diodes suitable for switching applications.
2	PULSE TIME	A parallel RC network connected to this pin sets the OFF time of the lower power transistors. The pulse generator is a monostable triggered by the rising edge of the output of the comparators ($t_{off} = 0.69 R_1 C_1$).
3	SUPPLY VOLTAGE B	Supply Voltage Input for Half Output Stage. See also pin 14.
4	GROUND	Ground Connection. With pins 5, 12 and 13 also conducts heat from die to printed circuit copper.
5	GROUND	See pin 4.
6	LOGIC SUPPLY	Supply Voltage Input for Logic Circuitry.
7	INPUT 1	This pin and pin 9 (INPUT 0) are logic inputs which select the outputs of the three comparators to set the current level. Current also depends on the sensing resistor and reference voltage. See truth table.
8	PHASE	This TTL-compatible logic input sets the direction of current flow through the load. A high level causes current to flow from OUTPUT A (source) to OUTPUT B (sink). A schmitt trigger on this input provides good noise immunity and a delay circuit prevents output stage short circuits during switching.
9	INPUT 0	See INPUT 1 (pin 7).
10	COMPARATOR INPUT	Input connected to the three comparators. The voltage across the sense resistor is feedback to this input through the low pass filter $R_C C_C$. The lower power transistor are disabled when the sense voltage exceeds the reference voltage of the selected comparator. When this occurs the current decays for a time set by $R_T C_T$, $t_{off} = 0.69 R_T C_T$.
11	REFERENCE	A voltage applied to this pin sets the reference voltage of the three comparators, this determining the output current (also thus depending on R_s and the two inputs INPUT 0 and INPUT 1).
12	GROUND	See pin 4.
13	GROUND	See pin 4.
14	SUPPLY VOLTAGE A	Supply Voltage Input for Half Output Stage. See also pin 13.
15	OUTPUT A	See pin 1.
16	SENSE RESISTOR	Connection to Lower Emitters of Output Stage for Insertion of Current Sense Resistor.

ELECTRICAL CHARACTERISTICS (refer to the test circuit $V_s = 36\text{ V}$, $V_{ss} = 5\text{ V}$, $T_{amb} = 25\text{ }^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V_s	Supply Voltage (pin 3, 14)		10		46	V
V_{ss}	Logic Supply Voltage (pin 6)		4.75		5.25	V
I_{ss}	Logic Supply Current (pin 6)			7	15	mA
I_R	Reference Input Current (pin 11)	$V_R = 5\text{ V}$		0.75	1	mA

LOGIC INPUTS

V_{iL}	Input Low Voltage (pins 7, 8, 9)				0.8	V
V_{iH}	Input High Voltage (pin 7, 8, 9)		2		V_{ss}	V
I_{iL}	Low Voltage Input Current (pins 7, 8, 9)	$V_i = 0.4\text{ V}$	pin 8		-100	μA
			pins 7, 9		-400	μA
I_{iH}	High Voltage Input Current (pins 7, 8, 9)	$V_i = 2.4\text{ V}$			10	μA

COMPARATORS

V_{CL}	Comparator Low Threshold Voltage (pin 10)	$V_R = 5\text{ V}$	$I_o = L$ $I_1 = H$	66	78	90	mV
V_{CM}	Comparator Medium Threshold Voltage (pin 10)	$V_H = 5\text{ V}$	$I_o = H$ $I_1 = L$	236	251	266	mV
V_{CH}	Comparator High Threshold Voltage (pin 10)	$V_R = 5\text{ V}$	$I_o = L$ $I_1 = L$	396	416	436	mV
I_C	Comparator Input Current (pin 10)					± 20	μA
t_{off}	Cutoff Time	$R_T = 56\text{ K}\Omega$	$C_T = 820\text{ pF}$	25		35	μs
t_d	Turn Off Delay	(see fig. 2)				2	μs
I_{off}	Output Leakage Current (pins 1, 15)	$I_o = H$	$I_1 = H$			100	μA

SOURCE DIODE-TRANSISTOR PAIR

V_{sat}	Saturation Voltage (pins 1, 15)	$I_M = -0.5\text{ A}$ (see fig. 2)	Conduction Period	1.7	2.1	V
			Recirculation Period	1.1	1.35	
V_{sat}	Saturation Voltage (pins 1, 15)	$I_M = -1\text{ A}$ (see fig. 2)	Conduction Period	2.1	2.8	V
			Recirculation Period	1.7	2.5	
I_{LK}	Leakage Current	$V_s = 46\text{ V}$			300	μA
V_F	Diode Forward Voltage	$I_M = -0.5\text{ A}$		1	1.25	V
		$I_M = -1\text{ A}$		1.3	1.7	
I_{SLK}	Substrate Leakage Current when Clamped	$I_M = -0.5\text{ A}$			2	mA
		$I_M = -1\text{ A}$			5	

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
--------	-----------	-----------------	------	------	------	------

SINK DIODE-TRANSISTOR PAIR

V_{sat}	Saturation Voltage (pins 1, 15)	$I_M = 0.5 A$		1.1	1.35	V
		$I_M = 1 A$		1.6	2.3	V
I_{LK}	Leakage Current	$V_s = 46 V$			300	μA
V_F	Diode Forward Voltage	$I_M = 0.5 A$		1.1	1.5	V
		$I_M = 1 A$		1.4	2	

APPLICATION CIRCUIT

Figure 3 : Two Phase Bipolar Stepper Motor Driver.




Figure 4 : P.C. Board and Component Layout of the Circuit of fig. 3 (1 : 1 scale).





Figure 5 : Input and Output Sequences for Half Step and Full Step Operation.



APPLICATION INFORMATIONS

Fig. 3 shows a typical application in which two PBL3717A control a two phase bipolar stepper motor.

PROGRAMMING

The logic inputs I_0 and I_1 set at three different levels the amplitude of the current flowing in the motor winding according to the truth table of page 2. A high level on the "PHASE" logic input sets the direction of that current from output A to output B ; a low level from output B to output A.

It is recommended that unused inputs are tied to pin 6 (V_{SS}) or pin 4 (GND) as appropriate to avoid noise problem.

The current levels can be varied continuously by changing the ref. voltage on pin 11.

CONTROL OF THE MOTOR

The stepper motor can rotate in either directions according to the sequence of the input signals. It is possible to obtain a full step, a half step and a quarter step operation.

FULL STEP OPERATION

Both the windings of the stepper motor are energized all the time with the same current $I_{MA} = I_{MB}$.

I_0 and I_1 remain fixed at whatever torque value is required.

Calling A the condition with winding A energized in one direction and \bar{A} in the other direction, the sequence for full step rotation is :

$$AB \rightarrow \bar{A}B \rightarrow A\bar{B} \rightarrow \bar{A}\bar{B} \text{ etc.}$$

For the rotation in the other direction the sequence must be reserved.

In the full step operation the torque is constant each step.

HALF STEP OPERATION

Power is applied alternately to one winding then both according to the sequence :

$$AB \rightarrow B \rightarrow \bar{A}B \rightarrow \bar{A} \rightarrow \bar{A}\bar{B} \rightarrow \bar{B} \rightarrow \bar{A}\bar{B} \rightarrow A \text{ etc.}$$

Like full step this can be done at any current level ; the torque is not constant but it is lower when only one winding is energized.

A coil is turned off by setting I_0 and I_1 both high.

QUARTER STEP OPERATION

It is preferable to realize the quarter step operation at full power otherwise the steps will be of very irregular size.

The extra quarter steps are added to the half steps sequence by putting one coil on half current according to the sequence.


$$AB \rightarrow \frac{A}{2}B \rightarrow B \rightarrow \frac{\bar{A}}{2}B \rightarrow \bar{A}B \rightarrow \bar{A}\frac{B}{2} \rightarrow \bar{A} \text{ etc.}$$

MOTOR SELECTION

As the PBL3717A provides constant current drive, with a switching operation, care must be taken to select stepper motors with low hysteresis losses to prevent motor over heat.

L -C FILTER

To reduce EMI and chopping losses in the motor a low pass L -C filter can be inserted across the outputs of the PBL3717A as shown on the following picture.



$$L \cong \frac{1}{10} LM$$

$$C \cong \frac{4 \cdot 10^{-10}}{L}$$

Figure 6 : Source sat. Voltage vs. Output Current (recirc. period).




Figure 7 : Source sat. Voltage vs. Output Current (conduction period).




Figure 8 : Sink sat. Voltage vs. Output Current.





Figure 9 : Comparator threshold vs. Junction Temperature.



MOUNTING INSTRUCTIONS

The $R_{th\ j-amb}$ of the PBL 3717A can be reduced by soldering the GND pins to a suitable copper area of the printed circuit board or to an external heatsink.

The diagram of fig. 11 shows the maximum dissipable power P_{tot} and the $R_{th\ j-amb}$ as a function of the

side " α " of two equal square copper areas having a thickness of 35μ (see fig. 10).

The external heatsink or printed circuit copper area must be connected to electrical ground.

Figure 10 : Example of P.C. Board Copper Area Which is Used as Heatsink.





Figure 11 : Max. Dissipable Power and Junction to Ambient Thermal Resistance vs. size "α".




REGULATING PULSE WIDTH MODULATORS

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual". (Order Code AMLISVOREST/1)

- COMPLETE PWM POWER CONTROL CIRCUITRY
- UNCOMMITTED OUTPUTS FOR SINGLE-ENDED OR PUSH PULL APPLICATIONS
- LOW STANDBY CURRENT 8mA TYPICAL
- OPERATION UP TO 300KHz
- 1% MAXIMUM TEMPERATURE VARIATION OF REFERENCE VOLTAGE


DESCRIPTION

The SG2524, and SG3524 incorporate on a single monolithic chip all the function required for the construction of regulating power supplies inverters or switching regulators. They can also be used as the control element for high power-output applications. The SG3524 family was designed for switching regulators of either polarity, transformer-coupled dc-to-dc converters, transformerless voltage doublers and polarity converter applications employing fixed-frequency, pulse-width modulation techniques. The dual alternating outputs allows either single-ended or push-pull appli-



cations. Each device includes an on-ship reference, error amplifier, programmable oscillator, pulse-steering flip flop, two uncommitted output transistors, a high-gain comparator, and current-limiting and shut-down circuitry.


BLOCK DIAGRAM



REGULATING PULSE WIDTH MODULATORS

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual". (Order Code AMLISVOREST/1)

- 8 TO 35 V OPERATION
- 5.1 V REFERENCE TRIMMED TO $\pm 1\%$
- 100 Hz TO 500 KHz OSCILLATOR RANGE
- SEPARATE OSCILLATOR SYNC TERMINAL
- ADJUSTABLE DEADTIME CONTROL
- INTERNAL SOFT-START
- PULSE-BY-PULSE SHUTDOWN
- INPUT UNDERVOLTAGE LOCKOUT WITH HYSTERESIS
- LATCHING PWM TO PREVENT MULTIPLE PULSES
- DUAL SOURCE/SINK OUTPUT DRIVERS



DIP16


SO16

DESCRIPTION

The SG3525A/3527A series of pulse width modulator integrated circuits are designed to offer improved performance and lowered external parts count when used in designing all types of switching power supplies. The on-chip + 5.1 V reference is trimmed to $\pm 1\%$ and the input common-mode range of the error amplifier includes the reference voltage eliminating external resistors. A sync input to the oscillator allows multiple units to be slaved or a single unit to be synchronized to an external system clock. A single resistor between the C_T and the discharge terminals provide a wide range of dead time adjustment. These devices also feature built-in soft-start circuitry with only an external timing capacitor required. A shutdown terminal controls both the soft-start circuitry and the output stages, providing instantaneous turn off through the PWM latch with pulsed

shutdown, as well as soft-start recycle with longer shutdown commands. These functions are also controlled by an undervoltage lockout which keeps the outputs off and the soft-start capacitor discharged for sub-normal input voltages. This lockout circuitry includes approximately 500 mV of hysteresis for jitter-free operation. Another feature of these PWM circuits is a latch following the comparator. Once a PWM pulses has been terminated for any reason, the outputs will remain off for the duration of the period. The latch is reset with each clock pulse. The output stages are totem-pole designs capable of sourcing or sinking in excess of 200 mA. The SG3525A output stage features NOR logic, giving a LOW output for an OFF state. The SG3527A utilizes OR logic which results in a HIGH output level when OFF.

PIN CONNECTIONS AND ORDERING NUMBERS (top view)




**PREAMPLIFIER FOR INFRARED
REMOTE CONTROL SYSTEMS**

DESCRIPTION

The TDA2320 is a monolithic integrated circuit in Dip package specially designed to amplify the IR signal in remote controlled TV or radio sets. It directly interfaces with the digital control circuitry.

The TDA2320 incorporates a two-stage amplifier with excellent sensitivity and high noise immunity. It can work with a single 5V supply voltage and flash or carrier transmission modes as provided for example by the M709A/M710A/MOS transmitters.


The TDA2320 is particularly intended to be used in conjunction with the M104 and M206 + M3870 remote control receivers.



N
DIP8
(Plastic Package)


ORDER CODE : TDA2320N

PIN CONNECTIONS (top view)



2320-01.EPS

SCHEMATIC DIAGRAM (1/2 TDA2320)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	20	V
P _{tot}	Total Power Dissipation at T _{amb} = 70°C	400	mW
T _{stg} , T _j	Storage and Junction Temperature	-40 to 150	°C

ELECTRICAL CHARACTERISTICS


$V_{CC} = 5V$, $T_{amb} = 25^{\circ}C$ (unless otherwise specified) (refer to the test circuits)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{CC}	Supply Voltage	4		20	V
I_{CC}	Supply Current $V_{CC} = 20V$		0.8	2	mA
I_{ib}	Input Bias Current		100	500	nA
V_{io}	Input Offset Voltage $R_s < 10k\Omega$		0.5		mV
I_{io}	Input Offset Current		15		nA
A_{vd}	Large Signal Voltage Gain $f = 1kHz$ $f = 100kHz$	64	70 30		dB
V_{OPP}	DC Output Voltage Swing		2.5		V
GBP	Gain-bandwidth Product $f = 100kHz$	1.5	3		MHz
SR	Slew Rate $R_L = 2k\Omega$		1.5		V/ μs
e_n	Equivalent Input Noise Voltage $f = 40kHz$ $R_s = 10k\Omega$		20		$\frac{nV}{\sqrt{Hz}}$
SVR	Supply Voltage Rejection Ratio $f = 100Hz$		80		dB

2320-02.TBL

APPLICATION CIRCUIT

FLASH MODE PREAMPLIFIER



2320-03.EPS

APPLICATION INFORMATION

Figure 1 : Application Circuit for Carrier Transmission Mode




Figure 2 : IR Transmitter Using M709 or M710






Figure 3 : MMC II - PLL TV Frequency Synthesizer



STEREO AMPLIFIER

- WIDE SUPPLY VOLTAGE RANGE (3 to 36V)
- SINGLE OR SPLIT SUPPLY OPERATION
- VERY LOW CURRENT CONSUMPTION (0.8mA)
- VERY LOW DISTORTION
- NO POP-NOISE




DESCRIPTION

The TDA2320A is a stereo class A preamplifier intended for application in portable cassette players and high quality audio systems.


The TDA2320A is a monolithic integrated circuit in a 8 lead plastic dip.

PIN CONNECTIONS (top view)



2320A-01.EPS

SCHEMATIC DIAGRAM (1/2 TDA2320A)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	36	V
P _{tot}	Total Power Dissipation at T _{amb} = 70°C	400	mW
T _{stg} , T _j	Storage and Junction Temperature	-40 to 150	°C

ELECTRICAL CHARACTERISTICS

$V_{CC} = 15V$, $T_{amb} = 25^{\circ}C$ (unless otherwise specified) (refer to the test circuits)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{CC}	Supply Voltage (*)	3		36	V
I_{CC}	Supply Current (*)		0.8	2	mA
I_{ib}	Input Bias Current		150	500	nA
V_{io}	Input Offset Voltage $R_s \leq 10k\Omega$		1	5	mV
I_{io}	Input Offset Current		10	50	nA
A_{vd}	Open Loop Voltage Gain $V_{CC} = 15V$ $f = 333Hz$ $f = 1kHz$ $f = 10kHz$ $V_{CC} = 4.5V$ $f = 1kHz$		80 70 50 70		dB
V_{OPP}	Output Voltage Swing ($f = 1kHz$, $R_L = 600\Omega$) (*) $V_{CC} = 15V$ $V_{CC} = 4.5V$		13 2.5		V
GBP	Gain-bandwidth Product $f = 20kHz$	1.5	2.5		MHz
FBP	Power Bandwidth (*) $V_o = 5V_{PP}$, THD = 1%	40	70		kHz
SR	Slew Rate (*)	1	1.6		V/ μs
THD	Distortion ($V_o = 2V$, $A_v = 20dB$) (*) $f = 1kHz$ $f = 10kHz$		0.03 0.08		%
e_n	Equivalent Input Noise Voltage (**) Curve A $B = 22Hz$ to $22kHz$ $f = 1kHz$	$R_s = 50\Omega$ $R_s = 600\Omega$ $R_s = 5k\Omega$ $R_s = 50\Omega$ $R_s = 600\Omega$ $R_s = 5k\Omega$ $R_s = 600\Omega$	1 1.1 1.5 1.3 1.5 2 9	1.4	μV nV/ \sqrt{Hz}
V_{O1}/V_{O2}	Channel Separation (**) $f = 1kHz$		100		dB
SVRR	Supply Voltage Rejection Ratio(**) $f = 100Hz$		80		dB


(*) Test circuit of figure 1

(**) Test circuit of figure 2

2320A-02.TBL

TYPICAL APPLICATION

STEREO PREAMPLIFIER FOR CASSETTE PLAYERS



TEST CIRCUITS

Figure 1




Figure 2




Figure 3 : Supply Current versus Supply Voltage




Figure 4 : Supply Current versus Ambient Temperature




Figure 5 : Output Voltage Swing versus Load Resistance




Figure 6 : Power Bandwidth




Figure 7 : Total Harmonic Distortion versus Output Voltage




Figure 8 : Total Input Noise versus Source Resistance




Figure 9 : Noise Density versus Frequency




Figure 10 : RIAA Preampifier Response






Figure 11 : Tape Preampifier Frequency




APPLICATION INFORMATION

Figure 12 :Stereo RIAA Preampifier



2320A-15.EPS

Figure 13 :P.C. Board and Components layout of the Circuit of figure 12



2320A-16.TIF

Figure 14 : Second Order 2kHz Butterworth Crossover Filter for Hi-Fi Active Boxes




Figure 16 : Frequency Response (circuit of figure 14)




Figure 15 : Third Order 2.8kHz Bessel Crossover Filter for Hi-Fi Active Boxes




Figure 17 : Frequency Response (circuit of figure 15)




Figure 18 :200Hz to 2kHz Active Bandpass Filter for Midrange Speakers




Figure 19 :Subsonic Filter




Figure 20 :High-cut Filter





Figure 21 :Fifth Order 3.4kHz Low-pass Butterworth Filter



For $f_c = 3.4\text{kHz}$ and $R_i = R_1 = R_2 = R_3 = R_4 = 10\text{k}\Omega$, we obtain :

$$C_1 = 1.354 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 6.33\text{nF}$$

$$C_3 = 0.309 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 1.45\text{nF}$$


$$C_1 = 0.421 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 1.97\text{nF}$$

$$C_4 = 3.325 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 15.14\text{nF}$$

$$C_2 = 1.753 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 8.20\text{nF}$$

The attenuation of the filter is 30dB at 6.8kHz and better than 60dB at 15kHz.


Figure 22 :Sixth-pole 355Hz Low-pass Filter (Chebychev type)



This is a 6-pole Chebychev type with $\pm 0.25\text{dB}$ ripple in the passband. A decoupling stage is used to avoid the influence of the input impedance of the filter's characteristics.


The attenuation is about 55dB at 710Hz and reaches 80dB at 1065Hz. The in band attenuation is limited in practice to the $\pm 0.25\text{dB}$ ripple and does not exceed 1/2dB at $0.9f_c$.

Figure 23 : Three Band Tone Control



2320A-26.EPS

Figure 24 : Frequency Response of the Circuit of figure 23



2320A-27.EPS


- A : all controls flat
- B : bass & treble boost, mid flat
- C : bass & treble cut, mid flat
- D : mid boost, bass & treble flat
- E : mid cut, bass treble flat

5V +12V REGULATOR WITH DISABLE

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual". (Order Code AMLISVOREST 1)

ADVANCE DATA

- OUTPUT CURRENTS UP TO 600mA
- FIXED PRECISION OUTPUT 1 VOLTAGE 5V $\pm 2\%$
- FIXED PRECISION OUTPUT 2 VOLTAGE 12V $\pm 2\%$
- OUTPUT 2 VOLTAGE DISABLED BY A TTL INPUT
- SHORT CIRCUIT PROTECTION AT BOTH OUTPUTS
- THERMAL PROTECTION
- LOW DROP OUT 1.5V AT 400mA
- HIGH SUPPLY VOLTAGE REJECTION




DESCRIPTION

The TDA8134 is a monolithic dual positive voltage regulator designed to provide fixed precision output voltages, 5V + 12V at currents up to 600mA.

Output 2 can be disabled by a TTL input. Both output currents are limited by an internal short circuit protection.

PIN CONNECTIONS



5V + ADJUSTABLE VOLTAGE REGULATOR WITH DISABLE

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual". (Order Code AMLISVOREST/1) **ADVANCE DATA**



- OUTPUT CURRENTS UP TO 600mA
- FIXED PRECISION OUTPUT 1 VOLTAGE 5V $\pm 2\%$
- OUTPUT 2 - VOLTAGE PROGRAMMABLE FROM 5V TO 14V
- OUTPUT 2 VOLTAGE DISABLED BY A TTL INPUT
- SHORT CIRCUIT PROTECTION AT BOTH OUTPUTS
- THERMAL PROTECTION
- LOW DROP OUT 1.5V AT 400mA
- HIGH SUPPLY VOLTAGE REJECTION

DESCRIPTION

The TDA8135 is a monolithic dual positive voltage regulator designed to provide fixed precision output voltages, 5V + adjustable outputs at currents up to 600mA.

Output 2 can be disabled by a TTL input. Both output currents are limited by an internal short circuit protection.

PIN CONNECTIONS



HEPTAWATT
(Plastic Package)

ORDER CODE : TDA8135


8135-01.EPS

DUAL 12V REGULATOR WITH DISABLE

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual" (Order Code AMLISVOREST 1)

ADVANCE DATA

- OUTPUT CURRENTS UP TO 600mA
- FIXED PRECISION OUTPUT 1 VOLTAGE
12V ± 2%
- FIXED PRECISION OUTPUT 2 VOLTAGE
12V ± 2%
- OUTPUT 2 VOLTAGE DISABLED BY A TTL
INPUT
- SHORT CIRCUIT PROTECTION AT BOTH
OUTPUTS
- THERMAL PROTECTION
- LOW DROP OUT 1.5V AT 400mA
- HIGH SUPPLY VOLTAGE REJECTION




DESCRIPTION

The TDA8136 is a monolithic dual positive voltage regulator designed to provide fixed precision output voltages, both 12V at currents up to 600mA.

Output 2 can be disabled by a TTL input. Both output currents are limited by an internal short circuit protection.

PIN CONNECTIONS



DUAL 5.1V REGULATOR WITH DISABLE AND RESET

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual", (Order Code AMLISVOREST1) **ADVANCED DATA**

- OUTPUT CURRENTS UP TO 1A
- FIXED PRECISION OUTPUT VOLTAGES 5.1V ± 2%
- OUTPUT 1 WITH RESET FACILITY
- OUTPUT 2 WITH DISABLE BY TTL INPUT
- SHORT CIRCUIT PROTECTION AT BOTH OUTPUTS
- THERMAL PROTECTION
- LOW DROP OUTPUT VOLTAGE



DESCRIPTION


The TDA8137 is a monolithic dual positive voltage regulator designed to provide fixed precision output voltages of 5.1V at currents up to 1A.

An internal reset circuit generates a reset pulse when the output 1 decreases below the regulated voltage value.

Output 2 can be disabled by TTL input.

Short circuit and thermal protections are included.

PIN CONNECTION (top view)



5.1V +12V REGULATOR WITH DISABLE AND RESET

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual", (Order Code AMLISVOREST/1)

ADVANCE DATA

- OUTPUT CURRENTS UP TO 1A
- FIXED PRECISION OUTPUT 1 VOLTAGE 5.1V +/- 2%
- FIXED PRECISION OUTPUT 2 VOLTAGE 12V +/- 2%
- OUTPUT 1 WITH RESET FACILITY
- OUTPUT 2 WITH DISABLE BY TTL INPUT
- SHORT CIRCUIT PROTECTION AT BOTH OUTPUTS
- THERMAL PROTECTION
- LOW DROP OUTPUT VOLTAGE
- AVAILABLE ALSO IN HEPTAWATT PACKAGE IN TWO VERSIONS : TDA8138A (DISABLE ONLY), TDA8138B (RESET ONLY)


DESCRIPTION

The TDA8138 is a monolithic dual positive voltage regulator designed to provide fixed precision output voltages of 5.1V and 12V at currents up to 1A.


An internal reset circuit generates a reset pulse when the output 1 decrease below the regulated voltage value (for TDA8138 and TDA8138B).

Output 2 can be disabled by TTL input (for TDA8138 and TDA8138A).

Short circuit and thermal protections are included in all the versions.



PIN CONNECTIONS



5.1V AND ADJUSTABLE VOLTAGE REGULATOR WITH DISABLE AND RESET

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual", (Order Code AMLISVOREST/1)

ADVANCE DATA

- OUTPUT CURRENTS UP TO 750mA
- FIXED PRECISION OUTPUT 1 VOLTAGE
5.1V \pm 2%
- OUTPUT 2 VOLTAGE PROGRAMMABLE
FROM 2.8 TO 16V
- OUTPUT 1 WITH RESET FACILITY
- OUTPUT 2 WITH DISABLE BY TTL INPUT
- SHORT CIRCUIT PROTECTION AT BOTH
OUTPUTS
- THERMAL PROTECTION
- LOW DROP OUTPUT VOLTAGE


DESCRIPTION

The TDA8139 is a monolithic dual positive voltage regulator designed to provide precision output voltages of 5.1V and adjustable at currents up to 1A.


An internal reset circuit generates a reset pulse when the output 1 decrease below the regulated voltage value.

Output 2 can be disabled by TTL input.

Short circuit and thermal protections are included.




PIN CONNECTIONS



8139-01.EPS

**MEDIUM POWER
SINGLE BIPOLAR OPERATIONAL AMPLIFIER**

- OUTPUT CURRENT UP TO 500 mA
- OFFSET VOLTAGE NULL CAPABILITY
- SHORT-CIRCUIT PROTECTION
- THERMAL OVERLOAD PROTECTION
- PLASTIC PACKAGE FOR EASY ASSEMBLY



N
DIP16
(Plastic Package)

DESCRIPTION

The TDB7910 and TDA7910 are internally compensated medium power operational amplifiers intended for use in those applications requiring load currents of several hundred milliamperes. Applications include servo amplifiers, driver interfaces, precision power comparators and motor speed control.

These amplifiers are designed to operate from a single or dual power supplies and the input common-mode range includes the negative supply if balance inputs are tied to the negative supply.

The TDB7910 and TDA7910 are thermal overload and short-circuit protected.


ORDER CODES

Part Number	Temperature Range	Package
TDB7910	0°C, +70°C	N
TDA7910	-40°C, +105°C	•

Example : TDB7910N


7910-01.TBL

PIN CONNECTIONS (top view)



7910-01 EPS

SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	± 18	V
V _i	Input Voltage	± 15	V
V _{id}	Differential Input Voltage	± 30	V
I _O	Output Current*	0.75	A
P _{tot}	Power Dissipation	7.5	W
T _{oper}	Operating Free-air Temperature Range	TDA7910 -40 to +105	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C

* Under short-circuit conditions, the safe operating area and dc power dissipation limitations must be observed.

7910-02.TRI


ELECTRICAL CHARACTERISTICS

 $V_{CC} = \pm 15V$, $T_{amb} = 25^{\circ}C$ (unless otherwise specified)


Symbol	Parameter	TDB7910 - TDA7910			Unit
		Min.	Typ.	Max.	
V_{io}	Input Offset Voltage $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		2	6 7.5	mV
I_{io}	Input Offset Current $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		20	200 300	nA
I_{ib}	Input Bias Current $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		80	500 800	nA
A_{vd}	Large Signal Voltage Gain ($R_L = 47\Omega$, $V_o = \pm 10V$) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	20 15			V/mV
I_{CC}	Supply Current - (no load) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		10	20 25	mA
V_{icm}	Input Common Mode Voltage Range	± 12	± 13		V
I_{OS}	Output Short Circuit Current ($R_{SC} = 1.5\Omega$)		0.5		A
SVR	Supply Voltage Rejection Ratio	77			dB
CMR	Common Mode Rejection Ratio	70			dB
Z_i	Input Impedance	0.3			M Ω
V_{OPP}	Output Voltage Swing ($R_{SC} = 0$, $R_L = 47\Omega$) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	± 11 ± 10	± 12		V
V_{ior}	Offset Voltage Adjustment Range		± 15		mV
SR	Slew Rate ($R_L = 47\Omega$, $T_{amb} = +25^{\circ}C$, $A_v = 1$, $V_{in} = \pm 10V$)		0.5		V/ μs
GBP	Gain Bandwidth Product ($C_C = 0$, $R_L = 47\Omega$, $C_L = 100pF$, $f = 100kHz$, $V_{in} = 10mV$)		1		MHz
R_{TH}	Thermal Resistance		60		C/W

7910-03.TBL


BASIC DIAGRAM




7910-03.EPS



7910-04.EPS



7910-05.EPS




7910-06.EPS



LOW-DROP VOLTAGE REGULATOR

For complete specification refer to " Linear & Switching Voltage Regulators Appl. Manual ". (Order Code AMLISVOREST/1)


- $V_O = 5V \pm 4\%$ ($I_O = 5mA$)
- $I_{OS} \geq 500mA$
- $V_I - V_O \leq 0.6V$ ($I_O = 500mA$)
- V_I (surge) = $\pm 80V$
- THERMAL AND SHORT-CIRCUIT PROTECTION



TO220
(Plastic Package)

ORDER CODE : TEA7605SP

PIN CONNECTIONS




DESCRIPTION

TEA7605 is a low-drop 5V regulator well suited to supplying stabilized voltage to μ Ps in harsh industrial environment.

Special care was taken to keep :


- Lowest possible quiescent current ($250\mu A$).
- Lowest possible output capacitor ($1\mu F$).

BLOCK DIAGRAM



DUAL BIPOLAR OPERATIONAL AMPLIFIERS

- LOW DISTORTION RATIO
- LOW NOISE
- VERY LOW SUPPLY CURRENT
- LOW INPUT OFFSET CURRENT
- VERY LOW INPUT OFFSET VOLTAGE
- LARGE COMMON-MODE RANGE
- HIGH GAIN
- HIGH OUTPUT CURRENT
- GAIN-BANDWIDTH PRODUCT : 2.5MHz
- TEMPERATURE DRIFT : $2\mu\text{V}/^\circ\text{C}$
- LONG TERM STABILITY : $8\mu\text{V}/\text{YEAR}$
(for $T_{\text{amb}} \leq 50^\circ\text{C}$)
- THE TEB1033 AND TEF1033 ARE PIN TO PIN REPLACEMENT OF THE LS204C AND LS204I RESPECTIVELY



DESCRIPTION

The TEB1033, TEF1033 and TEC1033 are high performance dual-operational amplifiers intended for active filter applications. The internal phase compensation allows stable operation as voltage follower in spite of their high gain-bandwidth products.

The circuits present very stable electrical characteristics over the entire supply voltage range.


ORDER CODES

Part Number	Temperature Range	Package			
		H	N	J	D
TEB1033	$0^\circ\text{C}, +70^\circ\text{C}$	•	•	•	•
TEF1033	$-40^\circ\text{C}, +105^\circ\text{C}$	•	•	•	•
TEC1033	$-55^\circ\text{C}, +125^\circ\text{C}$	•	•	•	•


Example : TEB1033N

1033-01 TBL

PIN CONNECTIONS (top views)



BLOCK DIAGRAM (1/2 TEB1033)



ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	± 18	V
V _i	Input Voltage	± V _{CC}	V
V _{id}	Differential Input Voltage	± (V _{CC} - 1)	V
P _{tot}	Power Dissipation	400 665	mW
T _{oper}	Operating Free-air Temperature Range	TEB1033: 0 to +70 TEF1033: -40 to +105 TEC1033: -55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C

1033-02.TBL

ELECTRICAL CHARACTERISTICS $V_{CC} = \pm 15V$, $T_{amb} = +25^{\circ}C$ (unless otherwise specified)


Symbol	Parameter	TEB 1033 TEF 1033 TEC 1033			Unit
		Min.	Typ.	Max.	
V_{io}	Input Offset Voltage ($R_S \leq 10k\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		0.3	1 3	mV
DV_{io}	Input Offset Voltage Drift		2		$\mu V/^{\circ}C$
I_{io}	Input Offset Current $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		5	20 40	nA
I_{ib}	Input Bias Current $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		50	100 200	nA
A_{vd}	Large Signal Voltage Gain ($R_L = 2k\Omega$, $V_O = \pm 10V$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	80 40	120		V/mV
SVR	Supply Voltage Rejection Ratio (DV_{CC} from $\pm 15V$ to $\pm 4V$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	80 70	100		dB
I_{CC}	Supply Current, all Amp, no Load $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	1.5 2	mA
V_{icm}	Input Common Mode Voltage Range $T_{amb} = 25^{\circ}C$	± 12			V
CMR	Common Mode Rejection Ratio ($R_S \leq 10k\Omega$, $V_{ic} = \pm 10V$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	80 70	100		dB
I_{os}	Output Short-circuit Current $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	10 10	23	40 40	mA
$\pm V_{opp}$	Output Voltage Swing $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$ $V_{CC} = \pm 4V$, $R_L = 2k\Omega$, $T_{amb} = 25^{\circ}C$ $V_{CC} = \pm 6V$, $R_L = 600\Omega$, $T_{amb} = 25^{\circ}C$		$R_L = 2k\Omega$ 13 12 2.8 4.6 $R_L = 2k\Omega$ 14 3		V
SR	Slew-rate ($V_I = \pm 10V$, $R_L = 2k\Omega$, $C_L = 100pF$, $T_{amb} = 25^{\circ}C$, unity gain)	0.6	1		$V/\mu s$
GBP	Gain Bandwidth Product ($f = 100kHz$, $T_{amb} = 25^{\circ}C$, $V_{in} = 10mV$, $R_L = 2k\Omega$, $C_L = 100pF$)	1.5	2		MHz
R_i	Input Resistance		1		$M\Omega$
THD	Total Harmonic Distortion ($f = 1kHz$, $A_v = 20dB$, $R_L = 2k\Omega$, $C_L = 100pF$, $T_{amb} = 25^{\circ}C$, $V_o = 2V_{pp}$)		0.008	0.05	%
e_n	Equivalent Input Noise Voltage ($f = 1kHz$) $R_S = 50\Omega$ $R_S = 1k\Omega$ $R_S = 10k\Omega$		8 10 18	15	$\frac{nV}{\sqrt{Hz}}$
V_{OPP}	Large Signal Voltage Swing $R_L = 10k\Omega$, $f = 10kHz$	26	28		V
ϕ_m	Phase Margin		45		Degrees
V_{01}/V_{02}	Channel Separation	100	120		dB

1033-03.TBL




SUPPLY CURRENT VS. AMBIENT TEMPERATURE

1033-04.EPS




SUPPLY CURRENT VS. SUPPLY VOLTAGE

1033-05.EPS




OFFSET VOLTAGE VS. AMBIENT TEMPERATURE

1033-06.EPS




TOTAL INPUT NOISE VS. FREQUENCY

1033-07.EPS



GAIN BANDWIDTH PRODUCT VS. FREQUENCY


1033-08.EPS



BODE PLOT

1033-09.EPS

TYPICAL APPLICATION




$$\frac{V_o}{V_i} = \frac{1}{1 + 2\xi \frac{S}{\omega_c} + \frac{S^2}{\omega_c^2}}$$

$\omega_c = 2\pi f_c$, with f_c = cutt-off frequency
 ξ = damping factor

1033-10.EPS

QUAD BIPOLAR OPERATIONAL AMPLIFIERS

- LOW DISTORTION RATIO
- LOW NOISE
- VERY LOW SUPPLY CURRENT
- LOW INPUT OFFSET CURRENT
- VERY LOW INPUT OFFSET VOLTAGE
- LARGE COMMON-MODE RANGE
- HIGH GAIN
- HIGH OUTPUT CURRENT
- GAIN-BANDWIDTH PRODUCT : 2.5MHz
- TEMPERATURE DRIFT : $2\mu\text{V}/^\circ\text{C}$
- LONG TERM STABILITY : $8\mu\text{V}/\text{YEAR}$
(for $T_{\text{amb}} \leq 50^\circ\text{C}$)
- THE TEB4033 AND TEF4033 ARE PIN TO PIN REPLACEMENT OF THE LS204C AND LS204I RESPECTIVELY



DESCRIPTION

The TEB4033, TEF4033 and TEC4033 are high performance quad-operational amplifiers intended for active filter applications. The internal phase compensation allows stable operation as voltage follower in spite of their high gain-bandwidth products. The circuits present very stable electrical characteristics over the entire supply voltage range.


ORDER CODES

Part Number	Temperature Range	Package		
		N	J	D
TEB4033	$0^\circ\text{C}, +70^\circ\text{C}$	•	•	•
TEF4033	$-40^\circ\text{C}, +105^\circ\text{C}$	•	•	•
TEC4033	$-55^\circ\text{C}, +125^\circ\text{C}$	•	•	•


Example : TEB4033N

4033-01.TBL

PIN CONNECTIONS (top view)



BLOCK DIAGRAM (1/4 TEB4033)



ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter		Value	Unit
V _{CC}	Supply Voltage		± 18	V
V _i	Input Voltage		± V _{CC}	V
V _{id}	Differential Input Voltage		± (V _{CC} -1)	V
P _{tot}	Power Dissipation	D suffix N suffix	400 665	mW
T _{oper}	Operating Free-air Temperature Range	TEB4033 TEF4033 TEC4033	0 to +70 -40 to +105 -55 to +125	°C
T _{stg}	Storage Temperature Range		-65 to +150	°C

4033-02.TED

ELECTRICAL CHARACTERISTICS $V_{CC} = \pm 15V$, $T_{amb} = +25^{\circ}C$ (unless otherwise specified)


Symbol	Parameter	TEB 1033 TEF 1033 TEC 1033			Unit
		Min.	Typ.	Max.	
V_{io}	Input Offset Voltage ($R_S \leq 10k\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		0.3	1 3	mV
DV_{io}	Input Offset Voltage Drift		2		$\mu V/^{\circ}C$
I_{io}	Input Offset Current $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		5	20 40	nA
I_{ib}	Input Bias Current $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		50	100 200	nA
A_{vd}	Large Signal Voltage Gain ($R_L = 2k\Omega$, $V_O = \pm 10V$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	80 40	120		V/mV
SVR	Supply Voltage Rejection Ratio (DV_{CC} from $\pm 15V$ to $\pm 4V$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	80 70	100		dB
I_{CC}	Supply Current, all Amp, no Load $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		2	3 4	mA
V_{icm}	Input Common Mode Voltage Range $T_{amb} = 25^{\circ}C$	± 12			V
CMR	Common Mode Rejection Ratio ($R_S \leq 10k\Omega$, $V_I = \pm 10V$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	80 70	100		dB
I_{os}	Output Short-circuit Current $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	10 10	23	40 40	mA
$\pm V_{opp}$	Output Voltage Swing $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$ $V_{CC} = \pm 4V$, $R_L = 2k\Omega$, $T_{amb} = 25^{\circ}C$ $V_{CC} = \pm 6V$, $R_L = 600\Omega$, $T_{amb} = 25^{\circ}C$		$R_L = 2k\Omega$ 13 12 2.8 4.6 $R_L = 2k\Omega$ 14 3		V
SR	Slew-rate ($V_I = \pm 10V$, $R_L = 2k\Omega$, $C_L = 100pF$, $T_{amb} = 25^{\circ}C$, unity gain)	0.6	1		V/ μs
GBP	Gain Bandwidth Product ($f = 100kHz$, $T_{amb} = 25^{\circ}C$, $V_{in} = 10mV$, $R_L = 2k\Omega$, $C_L = 100pF$)	1.5	2		MHz
R_i	Input Resistance		1		M Ω
THD	Total Harmonic Distortion ($f = 1kHz$, $A_v = 20dB$, $R_L = 2k\Omega$, $C_L = 100pF$, $T_{amb} = 25^{\circ}C$, $V_o = 2V_{pp}$)		0.008	0.05	%
e_n	Equivalent Input Noise Voltage ($f = 1kHz$) $R_S = 50\Omega$ $R_S = 1k\Omega$ $R_S = 10k\Omega$		8 10 18	15	$\frac{nV}{\sqrt{Hz}}$
V_{OPP}	Large Signal Voltage Swing $R_L = 10k\Omega$, $f = 10kHz$	26	28		V
ϕ_m	Phase Margin		45		Degrees
V_{O1}/V_{O2}	Channel Separation	100	120		dB

4033-03.TBL




SUPPLY CURRENT VS. AMBIENT TEMPERATURE

4033-03.EPS




SUPPLY CURRENT VS. SUPPLY VOLTAGE

4033-04.EPS




OFFSET VOLTAGE VS. AMBIENT TEMPERATURE

4033-05.EPS




TOTAL INPUT NOISE VS. FREQUENCY

4033-06.EPS



GAIN BANDWIDTH PRODUCT VS. FREQUENCY


4033-07.EPS



BODE PLOT

4033-08.EPS

TYPICAL APPLICATION




$$\frac{V_o}{V_i} = \frac{1}{1 + 2\xi \frac{S}{\omega_c} + \frac{S^2}{\omega_c^2}}$$

$\omega_c = 2\pi f_c$, with f_c = cut-off frequency
 ξ = damping factor

4033-09.EPS

LOW POWER SINGLE J-FET OPERATIONAL AMPLIFIERS

- VERY LOW POWER CONSUMPTION :
- WIDE COMMON-MODE (UP TO V_{CC}^+) AND DIFFERENTIAL VOLTAGE RANGES
- LOW INPUT BIAS AND OFFSET CURRENTS
- TYPICAL SUPPLY CURRENT : 200 μ A
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : 3.5V/ μ s (TYP)



DESCRIPTION

The TL061, TL061A and TL061B are high speed J-FET input single operational amplifier family. Each of these J-FET input operational amplifiers incorporates well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit. The devices feature high slew rates, low input bias and offset currents, and low offset voltage temperature coefficient.


ORDER CODES

Part Number	Temperature Range	Package		
		H	N	D
TL061M/AM/BM	-55°C, +125°C	●	●	●
TL061I/AI/BI	-40°C, +105°C	●	●	●
TL061C/AC/BC	0°C, +70°C	●	●	●


Examples : TL061MH, TL061IN

061-01.TBL

PIN CONNECTIONS (top views)




SCHEMATIC DIAGRAM



061-03.EPS

INPUT OFFSET VOLTAGE NULL CIRCUIT



061-04.EPS

MAXIMUM RATINGS

Symbol	Parameter	TL061M,AM,BM	TL061I,AI,BI	TL061C,AC,BC	Unit
V _{CC}	Supply Voltage - (note 1)	±18	±18	±18	V
V _i	Input Voltage - (note 3)	±15	±15	±15	V
V _{id}	Differential Input Voltage - (note 2)	±30	±30	±30	V
P _{tot}	Power Dissipation	680	680	680	mW
	Output Short-Circuit Duration (Note 4)	Infinite	Infinite	Infinite	
T _{oper}	Operating Free-Air Temperature Range	-55 to +125	-40 to +105	0 to +70	°C
T _{stg}	Storage Temperature Range	- 65 to + 150	- 65 to + 150	- 65 to + 150	°C

- Notes :**
1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC}⁺ and V_{CC}⁻.
 2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

061-02.TBL

ELECTRICAL CHARACTERISTICS

V_{CC} = ± 15V, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	TL061M			TL061I			TL061C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{io}	Input Offset Voltage (R _s = 50Ω) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		3	6 9		3	6 9		3	15 20	mV
DV _{io}	Temperature Coefficient of Input Offset Voltage (R _s = 50Ω)		10			10			10		μV/°C
I _{io}	Input Offset Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		5	100 20		5	100 10		5	200 5	pA nA
I _{ib}	Input Bias Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		30	200 50		30	200 20		30	400 10	pA nA
V _{icm}	Input Common Mode Voltage Range	±11.5	+15 -12		±11.5	+15 -12		±11	+15 -12		V
V _{OPP}	Output Voltage Swing (R _L = 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	20 20	27		20 27	27		20 20	27		V
A _{vd}	Large Signal Voltage Gain (R _L = 10kΩ, V _o = ± 10V) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	4 4	6		4 4	6		3 3	6		V/mV
GBP	Gain Bandwidth Product (T _{amb} = 25°C, R _L = 10kΩ, C _L = 100pF)		1			1			1		MHz
R _i	Input Resistance		10 ¹²			10 ¹²			10 ¹²		Ω
CMR	Common Mode Rejection Ratio (R _s = 50Ω)	80	86		80	86		70	76		dB
SVR	Supply Voltage Rejection Ratio (R _s = 50Ω)	80	95		80	95		70	95		dB
I _{cc}	Supply Current (T _{amb} = 25°C, no load, no signal)		200	250		200	250		200	250	μA
P _D	Total Power Consumption (T _{amb} = 25°C, no load, no signal)		6	7.5		6	7.5		6	7.5	mW

* The input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques must be used that will maintain the junction temperature as close to the ambient temperature as possible.

061-03.TBL

ELECTRICAL CHARACTERISTICS (continued)

V_{CC} = ± 15V, T_{amb} = 25°C

Symbol	Parameter	TL061C,I,M			Unit
		Min.	Max.	Typ.	
SR	Slew Rate (V _i = 10V, R _L = 10kΩ, C _L = 100pF, A _v = 1)	1.5	3.5		V/μs
t _r	Rise Time (V _i = 20mV, R _L = 10kΩ, C _L = 100pF, A _v = 1)		0.2		μs
K _{OV}	Overshoot Factor (V _i = 20mV, R _L = 10kΩ, C _L = 100pF, A _v = 1) (see figure 1)		10		%
e _n	Equivalent Input Noise Voltage (R _s = 100Ω, f = 1KHz)		42		nV √Hz

061-04.TBL

ELECTRICAL CHARACTERISTICS (continued)


V_{CC} = ± 15V, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	TL061AC,AI,AM			TL061BC,BI,BM			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{io}	Input Offset Voltage (R _S = 50Ω) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		3	6 7.5		2	3 5	mV
DV _{io}	Temperature Coefficient of Input Offset Voltage (R _S = 50Ω)		10			10		μV/°C
I _{io}	Input Offset Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		5	100 3		5	100 3	pA nA
I _{ib}	Input Bias Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		30	200 7		30	200 7	pA nA
V _{icm}	Input Common Mode Voltage Range	±11.5	+15 -12		±11.5	+15 -12		V
V _{OPP}	Output Voltage Swing (R _L = 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	20 20	27		20 27	27		V
A _{vd}	Large Signal Voltage Gain (R _L = 10kΩ, V _o = ± 10V) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	4 4	6		4 4	6		V/mV
GBP	Gain Bandwidth Product (T _{amb} = 25°C, R _L = 10kΩ, C _L = 100pF)		1			1		MHz
R _i	Input Resistance		10 ¹²			10 ¹²		Ω
CMR	Common Mode Rejection Ratio (R _S = 50Ω, T _{amb} = 25°C)	80	86		80	86		dB
SVR	Supply Voltage Rejection Ratio (R _S = 50Ω, T _{amb} = 25°C)	80	95		80	95		dB
I _{cc}	Supply Current, no Load (T _{amb} = 25°C, no load, no signal)		200	250		200	250	μA
P _D	Total Power Consumption (T _{amb} = 25°C, no load, no signal)		6	7.5		6	7.5	mW
SR	Slew Rate (V _i = 10V, R _L = 10kΩ, C _L = 100pF, A _V = 1)	1.5	3.5		1.5	3.5		V/μs
t _r	Rise Time (V _i = 20mV, R _L = 10kΩ, C _L = 100pF, A _V = 1)		0.2			0.2		μs
K _{OV}	Overshoot Factor (V _i = 20mV, R _L = 10kΩ, C _L = 100pF, A _V = 1) - (see figure 1)		10			10		%
e _n	Equivalent Input Noise Voltage (R _S = 100Ω, f = 1KHz)		42			42		nV √Hz

* The input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques must be used that will maintain the junction temperature as close to the ambient temperature as possible.


061-06 TRI

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS SUPPLY VOLTAGE




061-05.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREE AIR TEMP.




061-06.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS LOAD RESISTANCE




061-07.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




061-08.EPS

DIFFERENTIAL VOLTAGE AMPLIFICATION VERSUS FREE AIR TEMPERATURE




061-09.EPS

LARGE SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT VERSUS FREQUENCY




061-10.EPS

SUPPLY CURRENT PER AMPLIFIER VERSUS SUPPLY VOLTAGE




061-11.EPS

SUPPLY CURRENT PER AMPLIFIER VERSUS FREE AIR TEMPERATURE




061-12.EPS

TOTAL POWER DISSIPATED VERSUS FREE AIR TEMPERATURE




061-13.EPS

COMMON MODE REJECTION RATIO VERSUS FREE AIR TEMPERATURE




061-14.EPS

NORMALIZED UNITY GAIN BANDWIDTH, SLEW RATE, AND PHASE SHIFT VERSUS TEMPERATURE




061-15.EPS

INPUT BIAS CURRENT VERSUS FREE AIR TEMPERATURE




061-16.EPS


VOLTAGE FOLLOWER LARGE SIGNAL PULSE RESPONSE



OUTPUT VOLTAGE VERSUS ELAPSED TIME



EQUIVALENT INPUT NOISE VOLTAGE VERSUS FREQUENCY



PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage follower






Figure 2 : Gain-of-10 inverting amplifier



LOW POWER DUAL J-FET OPERATIONAL AMPLIFIERS

- VERY LOW POWER CONSUMPTION :
- WIDE COMMON-MODE (UP TO V_{CC}^+) AND DIFFERENTIAL VOLTAGE RANGES
- LOW INPUT BIAS AND OFFSET CURRENTS
- TYPICAL SUPPLY CURRENT : $200\mu A$
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : $3.5V/\mu s$ (TYP)



DESCRIPTION

The TL062, TL062A and TL062B are high speed J-FET input dual operational amplifier family. Each of these J-FET input operational amplifiers incorporates well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit. The devices feature high slew rates, low input bias and offset currents, and low offset voltage temperature coefficient.


ORDER CODES

Part Number	Temperature Range	Package		
		H	N	D
TL062M/AM/BM	-55°C, +125°C	•	•	•
TL062I/AI/BI	-40°C, +105°C	•	•	•
TL062C/AC/BC	0°C, +70°C	•	•	•


Examples : TL062MH, TL062IN

062-01.TBL

PIN CONNECTIONS (top views)



SCHEMATIC DIAGRAM



MAXIMUM RATINGS

Symbol	Parameter	TL062M,AM,BM	TL062I,AI,BI	TL062C,AC,BC	Unit
V _{CC}	Supply Voltage - (note 1)	±18	±18	±18	V
V _I	Input Voltage - (note 3)	±15	±15	±15	V
V _{id}	Differential Input Voltage - (note 2)	±30	±30	±30	V
P _{tot}	Power Dissipation	680	680	680	mW
	Output Short-Circuit Duration (Note 4)	Infinite	Infinite	Infinite	
T _{oper}	Operating Free-Air Temperature Range	-55 to +125	-40 to +105	0 to +70	°C
T _{stg}	Storage Temperature Range	- 65 to + 150	- 65 to + 150	- 65 to + 150	°C

- Notes :**
1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC}⁺ and V_{CC}⁻.
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

ELECTRICAL CHARACTERISTICS

$V_{CC} = \pm 15V$, $T_{amb} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	TL062M			TL062I			TL062C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{io}	Input Offset Voltage ($R_S = 50\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		3	6 15		3	6 9		3	15 20	mV
DV_{io}	Temperature Coefficient of Input Offset Voltage ($R_S = 50\Omega$)		10			10			10		$\mu V/^{\circ}C$
I_{io}	Input Offset Current * $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		5	100 20		5	100 10		5	200 5	pA nA
I_b	Input Bias Current * $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		30	200 50		30	200 20		30	400 10	pA nA
V_{icm}	Input Common Mode Voltage Range	± 11.5	+15 -12		± 11.5	+15 -12		± 11	+15 -12		V
V_{OPP}	Output Voltage Swing ($R_L = 10k\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	20 20	27		20 20	27		20 20	27		V
A_{vd}	Large Signal Voltage Gain ($R_L = 10k\Omega$, $V_o = \pm 10V$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	4 4	6		4 4	6		3 3	6		V/mV
GBP	Gain Bandwidth Product ($T_{amb} = 25^{\circ}C$, $R_L = 10k\Omega$, $C_L = 100pF$)		1			1			1		MHz
R_i	Input Resistance		10^{12}			10^{12}			10^{12}		Ω
CMR	Common Mode Rejection Ratio ($R_S = 50\Omega$)	80	86		80	86		70	76		dB
SVR	Supply Voltage Rejection Ratio ($R_S = 50\Omega$)	80	95		80	95		70	95		dB
I_{cc}	Supply Current (Per Amplifier) ($T_{amb} = 25^{\circ}C$, no load, no signal)		200	250		200	250		200	250	μA
V_{O1}/V_{O2}	Channel Separation ($A_v = 100$, $T_{amb} = 25^{\circ}C$)		120			120			120		dB
P_D	Total Power Consumption (Each Amplifier) ($T_{amb} = 25^{\circ}C$, no load, no signal)		6	7.5		6	7.5		6	7.5	mW

* Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques must be used that will maintain the junction temperature as close to the ambient temperature as possible.

062-03.TBL

ELECTRICAL CHARACTERISTICS (continued)

$V_{CC} = \pm 15V$, $T_{amb} = 25^{\circ}C$

Symbol	Parameter	TL062C,I,M			Unit
		Min.	Max.	Typ.	
SR	Slew Rate ($V_i = 10V$, $R_L = 10k\Omega$, $C_L = 100pF$, $A_v = 1$)	1.5	3.5		V/ μs
t_r	Rise Time ($V_i = 20mV$, $R_L = 10k\Omega$, $C_L = 100pF$, $A_v = 1$)		0.2		μs
K_{OV}	Overshoot Factor ($V_i = 20mV$, $R_L = 10k\Omega$, $C_L = 100pF$, $A_v = 1$) (see figure 1)		10		%
e_n	Equivalent Input Noise Voltage ($R_S = 100\Omega$, $f = 1KHz$)		42		$\frac{nV}{\sqrt{Hz}}$

062-04.TBL

ELECTRICAL CHARACTERISTICS (continued)


V_{CC} = ± 15V, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	TL062AC,AI, AM			TL062BC,BI, BM			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{io}	Input Offset Voltage (R _s = 50Ω) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		3	6 7.5		2	3 5	mV
DV _{io}	Temperature Coefficient of Input Offset Voltage (R _s = 50Ω)		10			10		μV/°C
I _{io}	Input Offset Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		5	100 3		5	100 3	pA nA
I _{ib}	Input Bias Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		30	200 7		30	200 7	pA nA
V _{icm}	Input Common Mode Voltage Range	±11.5	+15 -12		±11.5	+15 -12		V
V _{OPP}	Output Voltage Swing (R _L = 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	20 20	27		20 20	27		V
A _{vd}	Large Signal Voltage Gain (R _L = 10kΩ, V _o = ± 10V) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	4 4	6		4 4	6		V/m.V
GBP	Gain Bandwidth Product (T _{amb} = 25°C, R _L = 10kΩ, C _L = 100pF)		1			1		MHz
R _i	Input Resistance		10 ¹²			10 ¹²		Ω
CMR	Common Mode Rejection Ratio (R _s = 50Ω)	80	86		80	86		dB
SVR	Supply Voltage Rejection Ratio (R _s = 50Ω)	80	95		80	95		dB
I _{cc}	Supply Current (Per Amplifier) (T _{amb} = 25°C, no load, no signal)		200	250		200	250	μA
V _{O1} /V _{O2}	Channel Separation (A _v = 100, T _{amb} = 25°C)		120			120		
P _D	Total Power Consumption (Each Amplifier) (T _{amb} = 25°C, no load, no signal)		6	7.5		6	7.5	mW
SR	Slew Rate (V _i = 10V, R _L = 10kΩ, C _L = 100pF, A _v = 1)	1.5	3.5		1.5	3.5		V/μs
t _r	Rise Time (V _i = 20mV, R _L = 10kΩ, C _L = 100pF, A _v = 1)		0.2			0.2		μs
K _{OV}	Overshoot Factor (V _i = 20mV, R _L = 10kΩ, C _L = 100pF, A _v = 1) - (see figure 1)		10			10		%
e _n	Equivalent Input Noise Voltage (R _s = 100Ω, f = 1KHz)		42			42		nV √Hz

* The input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques must be used that will maintain the junction temperature as close to the ambient temperature as possible.


062-05 TR1

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS SUPPLY VOLTAGE




062-04.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREE AIR TEMP.




062-05.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS LOAD RESISTANCE




062-06.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




062-07.EPS

DIFFERENTIAL VOLTAGE AMPLIFICATION VERSUS FREE AIR TEMPERATURE




062-08.EPS

LARGE SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT VERSUS FREQUENCY




062-09.EPS

SUPPLY CURRENT PER AMPLIFIER VERSUS SUPPLY VOLTAGE




062-10.EPS

SUPPLY CURRENT PER AMPLIFIER VERSUS FREE AIR TEMPERATURE




062-11.EPS

TOTAL POWER DISSIPATED VERSUS FREE AIR TEMPERATURE




062-12.EPS

COMMON MODE REJECTION RATIO VERSUS FREE AIR TEMPERATURE




062-13.EPS

NORMALIZED UNITY GAIN BANDWIDTH, SLEW RATE, AND PHASE SHIFT VERSUS TEMPERATURE




062-14.EPS

INPUT BIAS CURRENT VERSUS FREE AIR TEMPERATURE




062-15.EPS


VOLTAGE FOLLOWER LARGE SIGNAL PULSE RESPONSE



OUTPUT VOLTAGE VERSUS ELAPSED TIME



EQUIVALENT INPUT NOISE VOLTAGE VERSUS FREQUENCY



PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage follower






Figure 2 : Gain-of-10 inverting amplifier




TYPICAL APPLICATION

100KHz QUADRATURE OSCILLATOR



LOW POWER QUAD J-FET OPERATIONAL AMPLIFIERS

- VERY LOW POWER CONSUMPTION
- WIDE COMMON-MODE (UP TO V_{CC}^+) AND DIFFERENTIAL VOLTAGE RANGES
- LOW INPUT BIAS AND OFFSET CURRENTS
- TYPICAL SUPPLY CURRENT : $200\mu A$
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : $3.5V/\mu s$ (TYP)



DESCRIPTION

The TL064, TL064A and TL064B are high speed J-FET input quad operational amplifiers. Each of these J-FET input operational amplifiers incorporates well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.

The device features high slew rate, low input bias and offset currents, and low offset voltage temperature coefficient.


ORDER CODES

Part Number	Temperature Range	Package		
		N	J	D
TL064M/AM/BM	-55°C, +125°C	•	•	•
TL064I/AI/BI	-40°C, +105°C	•	•	•
TL064C/AC/BC	0°C, +70°C	•	•	•


Examples : TL064MJ, TL064IN

064-01.TBL

PIN CONNECTIONS (top view)



SCHEMATIC DIAGRAM



MAXIMUM RATINGS

Symbol	Parameter	TL064M,AM,BM	TL064I,AI,BI	TL064C,AC,BC	Unit
V _{CC}	Supply Voltage - (note 1)	±18	±18	±18	V
V _i	Input Voltage - (note 3)	±15	±15	±15	V
V _{id}	Differential Input Voltage - (note 2)	±30	±30	±30	V
P _{tot}	Power Dissipation	680	680	680	mW
	Output Short-Circuit Duration (Note 4)	Infinite	Infinite	Infinite	
T _{oper}	Operating Free-Air Temperature Range	-55 to +125	-40 to +105	0 to +70	°C
T _{stg}	Storage Temperature Range	-65 to +150	-65 to +150	-65 to +150	°C

- Notes :**
1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC}⁺ and V_{CC}⁻.
 2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

064-02.TBL

ELECTRICAL CHARACTERISTICS

V_{CC} = ± 15V, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	TL064M			TL064I			TL064C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{io}	Input Offset Voltage (R _S = 50Ω) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		3	6 15		3	6 9		3	15 20	mV
DV _{io}	Temperature Coefficient of Input Offset Voltage (R _S = 50Ω)		10			10			10		μV/°C
I _{io}	Input Offset Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		5	100 20		5	100 10		5	200 5	pA nA
I _{ib}	Input Bias Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		30	200 50		30	200 20		30	400 10	pA nA
V _{icm}	Input Common Mode Voltage Range	±11.5	+15 -12		±11.5	+15 -12		±11	+15 -12		V
V _{OPP}	Output Voltage Swing (R _L = 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	20 20	27		20 27	27		20 20	27		V
A _{vd}	Large Signal Voltage Gain (R _L = 10kΩ, V _o = ± 10V) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	4 4	6		4 4	6		3 3	6		V/mV
GBP	Gain Bandwidth Product (T _{amb} = 25°C, R _L = 10kΩ, C _L = 100pF)		1			1			1		MHz
R _i	Input Resistance		10 ¹²			10 ¹²			10 ¹²		Ω
CMR	Common Mode Rejection Ratio (R _S = 50Ω)	80	86		80	86		70	76		dB
SVR	Supply Voltage Rejection Ratio (R _S = 50Ω)	80	95		80	95		70	95		dB
I _{cc}	Supply Current (Per Amplifier) (T _{amb} = 25°C, no load, no signal)		200	250		200	250		200	250	μA
V _{O1} /V _{O2}	Channel Separation (A _v = 100, T _{amb} = 25°C)		120			120			120		dB
P _D	Total Power Consumption (T _{amb} = 25°C, no load, no signal)		6	7.5		6	7.5		6	7.5	mW

* The input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques must be used that will maintain the junction temperature as close to the ambient temperature as possible.

ELECTRICAL CHARACTERISTICS (continued)

V_{CC} = ± 15V, T_{amb} = 25°C

Symbol	Parameter	TL064C,I,M			Unit
		Min.	Max.	Typ.	
SR	Slew Rate (V _i = 10V, R _L = 10kΩ, C _L = 100pF, A _v = 1)	1.5	3.5		V/μs
t _r	Rise Time (V _i = 20mV, R _L = 10kΩ, C _L = 100pF, A _v = 1) (see Figure 1)		0.2		μs
K _{ov}	Overshoot Factor (V _i = 20mV, R _L = 10kΩ, C _L = 100pF, A _v = 1) (see figure 1)		10		%
e _n	Equivalent Input Noise Voltage (R _S = 100Ω, f = 1kHz)		42		nV √Hz

064-03.TBL

064-04.TBL


ELECTRICAL CHARACTERISTICS (continued)

V_{CC} = ± 15V, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	TL064AC,AI,AM			TL064BC,BI,BM			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{io}	Input Offset Voltage (R _s = 50Ω) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		3	6 7.5		2	3 5	mV
DV _{io}	Temperature Coefficient of Input Offset Voltage (R _s = 50Ω)		10			10		μV/°C
I _{io}	Input Offset Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		5	100 3		5	100 3	pA nA
I _{ib}	Input Bias Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		30	200 7		30	200 7	pA nA
V _{icm}	Input Common Mode Voltage Range	±11.5	+15 -12		±11.5	+15 -12		V
V _{OPP}	Output Voltage Swing (R _L = 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	20 20	27		20 27	27		V
A _{vd}	Large Signal Voltage Gain (R _L = 10kΩ, V _o = ± 10V) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	4 4	6		4 4	6		V/mV
GBP	Gain Bandwidth Product (T _{amb} = 25°C, R _L = 10kΩ, C _L = 100pF)		1			1		MHz
R _i	Input Resistance		10 ¹²			10 ¹²		Ω
CMR	Common Mode Rejection Ratio (R _s = 50Ω)	80	86		80	86		dB
SVR	Supply Voltage Rejection Ratio (R _s = 50Ω)	80	95		80	95		dB
I _{cc}	Supply Current (Per Amplifier) (T _{amb} = 25°C, no load, no signal)		200	250		200	250	μA
V _{O1} /V _{O2}	Channel Separation (A _v = 100, T _{amb} = 25°C)		120			120		dB
P _D	Total Power Consumption (Each Amplifier) (T _{amb} = 25°C, no load, no signal)		6	7.5		6	7.5	mW
SR	Slew Rate (V _i = 10V, R _L = 10kΩ, C _L = 100pF, A _v = 1)	1.5	3.5		1.5	3.5		V/μs
t _r	Rise Time (V _i = 20mV, R _L = 10kΩ, C _L = 100pF, A _v = 1)		0.2			0.2		μs
K _{OV}	Overshoot Factor (V _i = 20mV, R _L = 10kΩ, C _L = 100pF, A _v = 1) - (see figure 1)		10			10		%
e _n	Equivalent Input Noise Voltage (R _s = 100Ω, f = 1KHz)		42			42		nV √Hz


* The input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques must be used that will maintain the junction temperature as close to the ambient temperature as possible.

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS SUPPLY VOLTAGE




064-03.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREE AIR TEMP.




064-04.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS LOAD RESISTANCE




064-05.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




064-06.EPS

DIFFERENTIAL VOLTAGE AMPLIFICATION VERSUS FREE AIR TEMPERATURE




064-07.EPS

LARGE SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT VERSUS FREQUENCY




064-08.EPS

SUPPLY CURRENT PER AMPLIFIER VERSUS SUPPLY VOLTAGE




064-09.EPS

SUPPLY CURRENT PER AMPLIFIER VERSUS FREE AIR TEMPERATURE




064-10.EPS

TOTAL POWER DISSIPATED VERSUS FREE AIR TEMPERATURE




064-11.EPS

COMMON MODE REJECTION RATIO VERSUS FREE AIR TEMPERATURE




064-12.EPS

NORMALIZED UNITY GAIN BANDWIDTH, SLEW RATE, AND PHASE SHIFT VERSUS TEMPERATURE




064-13.EPS

INPUT BIAS CURRENT VERSUS FREE AIR TEMPERATURE




064-14.EPS


VOLTAGE FOLLOWER LARGE SIGNAL RESPONSE



OUTPUT VOLTAGE VERSUS ELAPSED TIME



EQUIVALENT INPUT NOISE VOLTAGE VERSUS FREQUENCY



PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage follower






Figure 2 : Gain-of-10 inverting amplifier




TYPICAL APPLICATION

AUDIO DISTRIBUTION AMPLIFIER



LOW NOISE
SINGLE J-FET OPERATIONAL AMPLIFIERS

- LOW POWER CONSUMPTION
- WIDE COMMON-MODE (UP TO V_{CC}^+) AND DIFFERENTIAL VOLTAGE RANGE
- LOW INPUT BIAS AND OFFSET CURRENT
- LOW NOISE $e_n = 15nV/\sqrt{Hz}$ (typ)
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- LOW HARMONIC DISTORTION : 0.01% (typ)
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : $16V/\mu s$ (typ)



DESCRIPTION

The TL071, TL071A and TL071B are high speed J-FET input single operational amplifiers incorporating internally matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit. The devices feature high slew rates, low input bias and offset currents, and low offset voltage temperature coefficient.



ORDER CODES

Part Number	Temperature	Package		
		H	N	D
TL071M/AM/BM	-55°C, +125°C	•	•	•
TL071I/AI/BI	-40°C, +105°C	•	•	•
TL071C/AC/BC	0°C, +70°C	•	•	•

Examples : TL071MH, TL071CN


071-01.TBL

IN CONNECTIONS (top views)




- 1 - Offset Null 1
- 2 - Inverting input
- 3 - Non-inverting input
- 4 - V_{CC}^-
- 5 - Offset Null 2
- 6 - Output
- 7 - V_{CC}^+
- 8 - N.C.

SCHEMATIC DIAGRAM



071-03.EPS

INPUT OFFSET VOLTAGE NULL CIRCUITS



071-04.EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
V _{CC}	Supply Voltage - (note 1)	±18	V	
V _i	Input Voltage - (note 3)	±15	V	
V _{id}	Differential Input Voltage - (note 2)	±30	V	
P _{tot}	Power Dissipation	680	mW	
	Output Short-circuit Duration - (note 4)	Infinite		
T _{oper}	Operating Free Air Temperature Range	TL071C, AC, BC TL071I, AI, BI TL071M, AM, BM	0 to 70 -40 to 105 -55 to 125	°C
T _{stg}	Storage Temperature Range		-65 to 150	°C

- Notes :**
1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC} and V_{CC}.
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

ELECTRICAL CHARACTERISTICS


V_{CC} = ±15V, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	TL071I,M,AC,AI, AM,BC,BI,BM			TL071C			Unit
					Min.	Typ.	Max.	
V _{io}	Input Offset Voltage (R _S = 50Ω) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	TL071BC,BI,BM TL071BC,BI,BM	3 1	6 3 7 5		3	10 13	mV
DV _{io}	Input Offset Voltage Drift		10			10		μV/°C
I _{io}	Input Offset Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		5	100 4		5	100 10	pA nA
I _{ib}	Input Bias Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		20	200 20		20	200 20	pA nA
A _{vd}	Large Signal Voltage Gain (R _L = 2kΩ, V _O = ±10V) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		50 25	200	25 15	200		V/mV
SVR	Supply Voltage Rejection Ratio (R _S = 50Ω) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		80 80	86	70 70	86		dB
I _{CC}	Supply Current, no Load T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}			1.4	2.5 2.5	1.4	2.5 2.5	mA
V _{icm}	Input Common Mode Voltage Range		±11	+15 -12		±11	+15 -12	V
CMR	Common Mode Rejection Ratio (R _S = 50Ω) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		80 80	86	70 70	86		dB
I _{OS}	Output Short-circuit Current T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		10 10	40	60 60	10 10	40 60	mA
±V _{OPP}	Output Voltage Swing T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	R _L = 2kΩ R _L = 10kΩ R _L = 2kΩ R _L = 10kΩ	10 12 10 12	12 13.5		10 12	12 13.5	V
SR	Slew Rate (V _{in} = 10V, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)		8	16		8	16	V/μs
t _r	Rise Time (V _{in} = 20mV, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)			0.1		0.1		μs
K _{OV}	Overshoot (V _{in} = 20mV, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)			10		10		%
GBP	Gain Bandwidth Product (f = 100kHz, T _{amb} = 25°C, V _{in} = 10mV, R _L = 2kΩ, C _L = 100pF)		2.5	4		2.5	4	MHz
R _i	Input Resistance			10 ¹²			10 ¹²	Ω
THD	Total Harmonic Distortion (f = 1kHz, A _V = 20dB, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, V _O = 2V _{PP})			0.01		0.01		%
e _n	Equivalent Input Noise Voltage (f = 1kHz, R _S = 100Ω)			15		15		nV √Hz
∅ _m	Phase Margin			45		45		Degrees

* The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature.


071-03.TBL

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




071-05.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




071-06.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




071-07.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREE AIR TEMP.




071-08.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS LOAD RESISTANCE




071-09.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS SUPPLY VOLTAGE




071-10.EPS

**INPUT BIAS CURRENT VERSUS
FREE AIR TEMPERATURE**




071-11.EPS

**LARGE SIGNAL DIFFERENTIAL
VOLTAGE AMPLIFICATION VERSUS
FREE AIR TEMPERATURE**




071-12.EPS

**LARGE SIGNAL DIFFERENTIAL
VOLTAGE AMPLIFICATION AND PHASE
SHIFT VERSUS FREQUENCY**




071-13.EPS

**TOTAL POWER DISSIPATION VERSUS
FREE AIR TEMPERATURE**




071-14.EPS

**SUPPLY CURRENT PER AMPLIFIER
VERSUS FREE AIR TEMPERATURE**




071-15.EPS

**COMMON MODE REJECTION RATIO
VERSUS FREE AIR TEMPERATURE**




071-16.EPS

VOLTAGE FOLLOWER LARGE SIGNAL PULSE RESPONSE




071-17.EPS

OUTPUT VOLTAGE VERSUS ELAPSED TIME




071-18.EPS

EQUIVALENT INPUT NOISE VOLTAGE VERSUS FREQUENCY



071-19.EPS

TOTAL HARMONIC DISTORTION VERSUS FREQUENCY



071-20.EPS

PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage Follower






Figure 2 : Gain-of-10 Inverting Amplifier




TYPICAL APPLICATIONS

(0.5Hz) SQUARE WAVE OSCILLATOR




HIGH Q NOTCH FILTER



LOW NOISE DUAL J-FET OPERATIONAL AMPLIFIERS

- LOW POWER CONSUMPTION
- WIDE COMMON-MODE (UP TO V_{CC}^+) AND DIFFERENTIAL VOLTAGE RANGE
- LOW INPUT BIAS AND OFFSET CURRENT
- LOW NOISE $e_n = 15\text{nV}/\sqrt{\text{Hz}}$ (typ)
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- LOW HARMONIC DISTORTION : 0.01% (typ)
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : $16\text{V}/\mu\text{s}$ (typ)



DESCRIPTION

The TL072, TL072A and TL072B are high speed J-FET input dual operational amplifiers incorporating well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.

The devices feature high slew rates, low input bias and offset current, and low offset voltage temperature coefficient.

ORDER CODES


Part Number	Temperature	Package		
		H	N	D
TL072M/AM/BM	-55°C, +125°C	•	•	•
TL072I/AI/BI	-40°C, +105°C	•	•	•
TL072C/AC/BC	0°C, +70°C	•	•	•

Examples : TL072MH, TL072CN

072-01.TBL


PIN CONNECTIONS (top views)

TO99



072-01.EPS


**DIP8/CERDIP8
SO8**



072-02.EPS

- 1 - Output 1
- 2 - Inverting input 1
- 3 - Non-inverting input 1
- 4 - V_{CC}^-
- 5 - Non-inverting input 2
- 6 - Inverting input 2
- 7 - Output 2
- 8 - V_{CC}^+

SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
V _{CC}	Supply Voltage - (note 1)	±18	V	
V _i	Input Voltage - (note 3)	±15	V	
V _{id}	Differential Input Voltage - (note 2)	±30	V	
P _{tot}	Power Dissipation	680	mW	
	Output Short-circuit Duration - (note 4)	Infinite		
T _{oper}	Operating Free Air Temperature Range	TL072C, AC, BC TL072I, AI, BI TL072M, AM, BM	0 to 70 -40 to 105 -55 to 125	°C
T _{stg}	Storage Temperature Range		-65 to 150	°C

- Notes :**
1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC} and V_{CC}.
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and /or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

ELECTRICAL CHARACTERISTICS


V_{CC} = ±15V, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	TL072I,M,AC,AI, AM,BC,BI,BM		TL072C			Unit
				Min.	Typ.	Max.	
V _{io}	Input Offset Voltage (R _S = 50Ω) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	3	6	3	10	13	mV
		1	3				
	TL072BC,BI,BM		7				
	TL072BC,BI,BM		5				
DV _{io}	Input Offset Voltage Drift		10		10		μV/°C
I _{io}	Input Offset Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	5	100	5	100	10	pA nA
I _b	Input Bias Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	20	200	20	200	20	pA nA
A _{vd}	Large Signal Voltage Gain (R _L = 2kΩ, V _O = ±10V) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	50 25	200	25 15	200		V/mV
SVR	Supply Voltage Rejection Ratio (R _S = 50Ω) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	80 80	86	70 70	86		dB
I _{CC}	Supply Current, per Amp, no Load T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		1.4 2.5 2.5	1.4	2.5 2.5		mA
V _{icm}	Input Common Mode Voltage Range	±11	+15 -12	±11	+15 -12		V
CMR	Common Mode Rejection Ratio (R _S = 50Ω) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	80 80	86	70 70	86		dB
I _{OS}	Output Short-circuit Current T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	10 10	40 60 60	10 10	40 60 60		mA
±V _{OPP}	Output Voltage Swing T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}						V
	R _L = 2kΩ	10	12	10	12		
	R _L = 10kΩ	12	13.5	12	13.5		
	R _L = 2kΩ	10		10			
	R _L = 10kΩ	12		12			
SR	Slew Rate (V _{in} = 10V, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)	8	16	8	16		V/μs
t _r	Rise Time (V _{in} = 20mV, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)		0.1		0.1		μs
K _{OV}	Overshoot (V _{in} = 20mV, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)		10		10		%
GBP	Gain Bandwidth Product (f = 100kHz, T _{amb} = 25°C, V _{in} = 10mV, R _L = 2kΩ, C _L = 100pF)	2.5	4	2.5	4		MHz
R _i	Input Resistance		10 ¹²		10 ¹²		Ω
THD	Total Harmonic Distortion (f = 1kHz, A _v = 20dB, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, V _O = 2V _{PP})		0.01		0.01		%
e _n	Equivalent Input Noise Voltage (f = 1kHz, R _S = 100Ω)		15		15		nV √Hz
∅ _m	Phase Margin		45		45		Degrees
V _{O1} /V _{O2}	Channel Separation (A _v = 100)		120		120		dB

* The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature.


072-03.TBL

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




072-04.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




072-05.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




072-06.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREE AIR TEMP.




072-07.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS LOAD RESISTANCE




072-08.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS SUPPLY VOLTAGE




072-09.EPS

INPUT BIAS CURRENT VERSUS FREE AIR TEMPERATURE




072-10.EPS

LARGE SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION VERSUS FREE AIR TEMPERATURE




072-11.EPS

LARGE SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT VERSUS FREQUENCY




072-12.EPS

TOTAL POWER DISSIPATION VERSUS FREE AIR TEMPERATURE




072-13.EPS

SUPPLY CURRENT PER AMPLIFIER VERSUS FREE AIR TEMPERATURE




072-14.EPS

COMMON MODE REJECTION RATIO VERSUS FREE AIR TEMPERATURE




072-15.EPS

VOLTAGE FOLLOWER LARGE SIGNAL PULSE RESPONSE




072-16.EPS

OUTPUT VOLTAGE VERSUS ELAPSED TIME




072-17.EPS

EQUIVALENT INPUT NOISE VOLTAGE VERSUS FREQUENCY



072-18.EPS

TOTAL HARMONIC DISTORTION VERSUS FREQUENCY



072-19.EPS

PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage Follower






Figure 2 : Gain-of-10 Inverting Amplifier



TYPICAL APPLICATION


100KHz QUADRUPLE OSCILLATOR



* These resistor values may be adjusted for a symmetrical output

LOW NOISE QUAD J-FET OPERATIONAL AMPLIFIERS

- LOW POWER CONSUMPTION
- WIDE COMMON-MODE (UP TO V_{CC}^+) AND DIFFERENTIAL VOLTAGE RANGE
- LOW INPUT BIAS AND OFFSET CURRENT
- LOW NOISE $e_n = 15\text{nV}/\sqrt{\text{Hz}}$ (typ)
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- LOW HARMONIC DISTORTION : 0.01% (typ)
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : $16\text{V}/\mu\text{s}$ (typ)



DESCRIPTION

The TL074, TL074A and TL074B are high speed J-FET input quad operational amplifiers incorporating well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.

The devices feature high slew rates, low input bias and offset currents, and low offset voltage temperature coefficient.


ORDER CODES

Part Number	Temperature	Package		
		N	J	D
TL074M/AM/BM	-55°C, +125°C	•	•	•
TL074I/AI/BI	-40°C, +105°C	•	•	•
TL074C/AC/BC	0°C, +70°C	•	•	•


Examples : TL074MJ, TL074IN

074-01.TBL

PIN CONNECTIONS (top view)



SCHEMATIC DIAGRAM



074-02.EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
V _{CC}	Supply Voltage - (note 1)	±18	V	
V _i	Input Voltage - (note 3)	±15	V	
V _{id}	Differential Input Voltage - (note 2)	±30	V	
P _{tot}	Power Dissipation	680	mW	
	Output Short-circuit Duration - (note 4)	Infinite		
T _{oper}	Operating Free Air Temperature Range	TL074C,AC,BC TL074I,AI,BI TL074M,AM,BM	0 to 70 -40 to 105 -55 to 125	°C

- Notes :**
1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC}⁺ and V_{CC}⁻.
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and /or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

ELECTRICAL CHARACTERISTICS


V_{CC} = ±15V, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	TL074I,M,AC,AI, AM,BC,BI,BM		TL074C			Unit
		Min.	Typ.	Max.	Min.	Typ.	
V _{io}	Input Offset Voltage (R _S = 50kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.} TL074BC,BI,BM TL074BC,BI,BM	3 1	6 3 7 5		3	10 13	mV
DV _{io}	Input Offset Voltage Drift	10			10		μV/°C
I _{io}	Input Offset Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	5	100 4		5	100 10	pA nA
I _{ib}	Input Bias Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	20	200 20		30	200 20	pA nA
A _{vd}	Large Signal Voltage Gain (R _L = 2kΩ, V _O = ±10V) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	50 25	200		25 15	200	V/mV
SVR	Supply Voltage Rejection Ratio (R _S = 50kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	80 80	86		70 70	86	dB
I _{CC}	Supply Current, per Amp, no Load T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		1.4 2.5 2.5		1.4	2.5 2.5	mA
V _{icm}	Input Common Mode Voltage Range	±11	+15 -12		±11	+15 -12	V
CMR	Common Mode Rejection Ratio (R _S = 50kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	80 80	86		70 70	86	dB
I _{OS}	Output Short-circuit Current T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	10 10	40	60 60	10 10	40 60 60	mA
±V _{OPP}	Output Voltage Swing T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.} R _L = 2kΩ R _L = 10kΩ R _L = 2kΩ R _L = 10kΩ	10 12 10 12	12 13.5		10 12 10 12	12 13.5	V
SR	Slew Rate (V _{in} = 10V, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)	8	16		8	16	V/μs
t _r	Rise Time (V _{in} = 20mV, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)		0.1			0.1	μs
K _{OV}	Overshoot (V _{in} = 20mV, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)		10			10	%
GBP	Gain Bandwidth Product (f = 100kHz, T _{amb} = 25°C, V _{in} = 10mV, R _i = 2kΩ, C _L = 100pF)	2.5	4		2.5	4	MHz
R _i	Input Resistance		10 ¹²			10 ¹²	Ω
THD	Total Harmonic Distortion (f = 1kHz, A _v = 20dB, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, V _O = 2V _{PP})		0.01			0.01	%
e _n	Equivalent Input Noise Voltage (f = 1kHz, R _S = 100kΩ)		15			15	nV √Hz
∅ _m	Phase Margin		45			45	Degrees
V _{O1} /V _{O2}	Channel Separation (A _v = 100)		120			120	dB

* The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature.


074-03.TBL

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




074-03.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




074-04.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




074-05.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREE AIR TEMP.




074-06.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS LOAD RESISTANCE




074-07.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS SUPPLY VOLTAGE




074-08.EPS

INPUT BIAS CURRENT VERSUS FREE AIR TEMPERATURE




074-09.EPS

LARGE SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION VERSUS FREE AIR TEMPERATURE




074-10.EPS

LARGE SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT VERSUS FREQUENCY




074-11.EPS

TOTAL POWER DISSIPATION VERSUS FREE AIR TEMPERATURE




074-12.EPS

SUPPLY CURRENT PER AMPLIFIER VERSUS FREE AIR TEMPERATURE




074-13.EPS

COMMON MODE REJECTION RATIO VERSUS FREE AIR TEMPERATURE




074-14.EPS

VOLTAGE FOLLOWER LARGE SIGNAL PULSE RESPONSE




074-15.EPS

OUTPUT VOLTAGE VERSUS ELAPSED TIME




074-16.EPS

EQUIVALENT INPUT NOISE VOLTAGE VERSUS FREQUENCY



074-17.EPS

TOTAL HARMONIC DISTORTION VERSUS FREQUENCY



074-18.EPS

PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage Follower






Figure 2 : Gain-of-10 Inverting Amplifier




TYPICAL APPLICATIONS

AUDIO DISTRIBUTION AMPLIFIER




TYPICAL APPLICATIONS (continued)

POSITIVE FEEDBACK BANDPASS FILTER




074-22.EPS

OUTPUT A




OUTPUT B



GENERAL PURPOSE
SINGLE J-FET OPERATIONAL AMPLIFIERS

- LOW POWER CONSUMPTION
- WIDE COMMON-MODE (UP TO V_{CC}^+) AND DIFFERENTIAL VOLTAGE RANGE
- LOW INPUT BIAS AND OFFSET CURRENT
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : $16V/\mu s$ (typ)


DESCRIPTION

The TL081, TL081A and TL081B are high speed J-FET input single operational amplifiers incorporating well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.


The devices feature high slew rates, low input bias and offset currents, and low offset voltage temperature coefficient.

ORDER CODES


Part Number	Temperature	Package		
		H	N	D
TL081M/AM/BM	-55°C, +125°C	•	•	•
TL081I/AI/BI	-40°C, +105°C	•	•	•
TL081C/AC/BC	0°C, +70°C	•	•	•

Examples : TL081CD, TL081IN


081-01.TBL

PIN CONNECTIONS (top views)


SCHEMATIC DIAGRAM



INPUT OFFSET VOLTAGE NULL CIRCUITS



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
V_{CC}	Supply Voltage - (note 1)	± 18	V	
V_i	Input Voltage - (note 3)	± 15	V	
V_{id}	Differential Input Voltage - (note 2)	± 30	V	
P_{tot}	Power Dissipation	680	mW	
	Output Short-circuit Duration - (note 4)	Infinite		
T_{oper}	Operating Free Air Temperature Range	TL081C,AC,BC TL081I,A1,B1 TL081M,AM,BM	0 to 70 -40 to 105 -55 to 125	$^{\circ}C$
T_{stg}	Storage Temperature Range		-65 to 150	$^{\circ}C$

- Notes :
1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC} and V_{EE} .
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and /or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

ELECTRICAL CHARACTERISTICS


V_{CC} = ±15V, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	TL081I,M,AC,AI, AM,BC,BI,BM			TL081C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{io}	Input Offset Voltage (R _S = 50Ω) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		3 1	6 3 7 5		3	10 13	mV
DV _{io}	Input Offset Voltage Drift		10			10		μV/°C
I _{io}	Input Offset Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		5	100 4		5	100 4	pA nA
I _{ib}	Input Bias Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		20	200 20		20	400 20	pA nA
A _{vd}	Large Signal Voltage Gain (R _L = 2kΩ, V _O = ±10V) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	50 25	200		25 15	200		V/mV
SVR	Supply Voltage Rejection Ratio (R _S = 50Ω) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	80 80	86		70 70	86		dB
I _{CC}	Supply Current, no Load T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		1.4	2.5 2.5		1.4	2.5 2.5	mA
V _{icm}	Input Common Mode Voltage Range	±11	+15 -12		±11	+15 -12		V
CMR	Common Mode Rejection Ratio (R _S = 50Ω) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	80 80	86		70 70	86		dB
I _{oS}	Output Short-circuit Current T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	10 10	40	60 60	10 10	40	60 60	mA
±V _{OPP}	Output Voltage Swing T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}			R _L = 2kΩ R _L = 10kΩ R _L = 2kΩ R _L = 10kΩ	10 12 10 12	12 13.5		V
SR	Slew Rate (V _{in} = 10V, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)	8	16		8	16		V/μs
t _r	Rise Time (V _{in} = 20mV, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)		0.1			0.1		μs
K _{OV}	Overshoot (V _{in} = 20mV, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)		10			10		%
GBP	Gain Bandwidth Product (f = 100kHz, T _{amb} = 25°C, V _{in} = 10mV, R _L = 2kΩ, C _L = 100pF)	2.5	4		2.5	4		MHz
R _i	Input Resistance		10 ¹²			10 ¹²		Ω
THD	Total Harmonic Distortion (f = 1kHz, A _V = 20dB, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, V _O = 2V _{PP})		0.01			0.01		%
e _n	Equivalent Input Noise Voltage (f = 1kHz, R _S = 100Ω)		15			15		$\frac{nV}{\sqrt{Hz}}$
∅m	Phase Margin		45			45		Degrees

* The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature.


081-03.TBL

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




081-05.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




081-06.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




081-07.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREE AIR TEMP.




081-08.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS LOAD RESISTANCE




081-09.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS SUPPLY VOLTAGE




081-10.EPS

INPUT BIAS CURRENT VERSUS FREE AIR TEMPERATURE




081-11.EPS

LARGE SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION VERSUS FREE AIR TEMPERATURE




081-12.EPS

LARGE SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT VERSUS FREQUENCY




081-13.EPS

TOTAL POWER DISSIPATION VERSUS FREE AIR TEMPERATURE




081-14.EPS

SUPPLY CURRENT PER AMPLIFIER VERSUS FREE AIR TEMPERATURE




081-15.EPS

SUPPLY CURRENT PER AMPLIFIER VERSUS SUPPLY VOLTAGE




081-16.EPS

**COMMON MODE REJECTION RATIO
VERSUS FREE AIR TEMPERATURE**




081-17.EPS

**VOLTAGE FOLLOWER LARGE SIGNAL
PULSE RESPONSE**




081-18.EPS

**OUTPUT VOLTAGE VERSUS
ELAPSED TIME**




081-19.EPS

**EQUIVALENT INPUT NOISE VOLTAGE
VERSUS FREQUENCY**



081-20.EPS

**TOTAL HARMONIC DISTORTION VERSUS
FREQUENCY**



081-21.EPS

PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage Follower






Figure 2 : Gain-of-10 Inverting Amplifier




TYPICAL APPLICATIONS

(0.5Hz) SQUARE WAVE OSCILLATOR




HIGH Q NOTCH FILTER



**GENERAL PURPOSE
 DUAL J-FET OPERATIONAL AMPLIFIERS**

- LOW POWER CONSUMPTION
- WIDE COMMON-MODE (UP TO V_{CC}^+) AND DIFFERENTIAL VOLTAGE RANGE
- LOW INPUT BIAS AND OFFSET CURRENT
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : $16V/\mu s$ (typ)


DESCRIPTION


The TL082, TL082A and TL082B are high speed J-FET input dual operational amplifiers incorporating well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.

The devices feature high slew rates, low input bias and offset current, and low offset voltage temperature coefficient.

ORDER CODES


Part Number	Temperature	Package		
		H	N	D
TL082M/AM/BM	-55°C, +125°C	•	•	•
TL082I/AI/BI	-40°C, +105°C	•	•	•
TL082C/AC/BC	0°C, +70°C	•	•	•

Examples : TL082CD, TL082IN

PIN CONNECTIONS (top views)


082-01.TBL

SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
V_{CC}	Supply Voltage - (note 1)	± 18	V	
V_i	Input Voltage - (note 3)	± 15	V	
V_{id}	Differential Input Voltage - (note 2)	± 30	V	
P_{tot}	Power Dissipation	680	mW	
	Output Short-circuit Duration - (note 4)	Infinite		
T_{oper}	Operating Free Air Temperature Range	TL082C, AC, BC TL082I, AI, BI TL082M, AM, BM	0 to 70 -40 to 105 -55 to 125	$^{\circ}C$
T_{stg}	Storage Temperature Range		-65 to 150	$^{\circ}C$

- Notes :**
1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC+} and V_{CC-} .
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and /or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

ELECTRICAL CHARACTERISTICS


V_{CC} = ±15V, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	TL082I,M,AC,AI, AM,BC,BI,BM			TL082C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{io}	Input Offset Voltage (R _S = 50Ω) T _{amb} = 25°C TL082BC,BI,BM T _{min.} ≤ T _{amb} ≤ T _{max.} TL082BC,BI,BM		3 1	6 3 7 5		3	10 13	mV
DV _{io}	Input Offset Voltage Drift		10			10		μV/°C
I _{io}	Input Offset Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		5	100 4		5	100 4	pA nA
I _{ib}	Input Bias Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		20	200 20		20	400 20	pA nA
A _{vd}	Large Signal Voltage Gain (R _L = 2kΩ, V _O = ±10V) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	50 25	200		25 15	200		V/mV
SVR	Supply Voltage Rejection Ratio (R _S = 50Ω) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	80 80	86		70 70	86		dB
I _{CC}	Supply Current, per Amp, no Load T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		1.4	2.5 2.5		1.4	2.5 2.5	mA
V _{icm}	Input Common Mode Voltage Range	±11	+15 -12		±11	+15 -12		V
CMR	Common Mode Rejection Ratio (R _S = 50Ω) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	80 80	86		70 70	86		dB
I _{oS}	Output Short-circuit Current T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	10 10	40	60 60	10 10	40	60 60	mA
±V _{OPP}	Output Voltage Swing T _{amb} = 25°C R _L = 2kΩ R _L = 10kΩ R _L = 2kΩ R _L = 10kΩ T _{min.} ≤ T _{amb} ≤ T _{max.}	10 12 10 12	12 13.5		10 12 10 12	12 13.5		V
SR	Slew Rate (V _{in} = 10V, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)	8	16		8	16		V/μs
t _r	Rise Time (V _{in} = 20mV, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)		0.1			0.1		μs
K _{OV}	Overshoot (V _{in} = 20mV, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)		10			10		%
GBP	Gain Bandwidth Product (f = 100kHz, T _{amb} = 25°C, V _{in} = 10mV, R _L = 2kΩ, C _L = 100pF)	2.5	4		2.5	4		MHz
R _i	Input Resistance		10 ¹²			10 ¹²		Ω
THD	Total Harmonic Distortion (f = 1kHz, A _V = 20dB, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, V _O = 2V _{PP})		0.01			0.01		%
e _n	Equivalent Input Noise Voltage (f = 1kHz, R _S = 100Ω)		15			15		nV √Hz
∅ _m	Phase Margin		45			45		Degrees
V _{O1} /V _{O2}	Channel Separation (A _V = 100)		120			120		dB

* The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature.


082-03.TBL

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




082-04.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




082-05.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




082-06.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREE AIR TEMP.




082-07.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS LOAD RESISTANCE




082-08.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS SUPPLY VOLTAGE




082-09.EPS

**INPUT BIAS CURRENT VERSUS
FREE AIR TEMPERATURE**




082-10.EPS

**LARGE SIGNAL DIFFERENTIAL
VOLTAGE AMPLIFICATION VERSUS
FREE AIR TEMPERATURE**




082-11.EPS

**LARGE SIGNAL DIFFERENTIAL
VOLTAGE AMPLIFICATION AND PHASE
SHIFT VERSUS FREQUENCY**




082-12.EPS

**TOTAL POWER DISSIPATION VERSUS
FREE AIR TEMPERATURE**




082-13.EPS

**SUPPLY CURRENT PER AMPLIFIER
VERSUS FREE AIR TEMPERATURE**




082-14.EPS

**SUPPLY CURRENT PER AMPLIFIER
VERSUS SUPPLY VOLTAGE**




082-15.EPS

**COMMON MODE REJECTION RATIO
VERSUS FREE AIR TEMPERATURE**




082-16.EPS

**VOLTAGE FOLLOWER LARGE SIGNAL
PULSE RESPONSE**




082-17.EPS

**OUTPUT VOLTAGE VERSUS
ELAPSED TIME**




082-18.EPS

**EQUIVALENT INPUT NOISE VOLTAGE
VERSUS FREQUENCY**



082-19.EPS

**TOTAL HARMONIC DISTORTION VERSUS
FREQUENCY**



082-20.EPS

PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage Follower






Figure 2 : Gain-of-10 Inverting Amplifier




TYPICAL APPLICATION

100KHz QUADRUPLE OSCILLATOR



**GENERAL PURPOSE
 QUAD J-FET OPERATIONAL AMPLIFIERS**

- LOW POWER CONSUMPTION
- WIDE COMMON-MODE (UP TO V_{CC}^+) AND DIFFERENTIAL VOLTAGE RANGE
- LOW INPUT BIAS AND OFFSET CURRENT
- OUTPUT SHORT-CIRCUIT PROTECTION
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- INTERNAL FREQUENCY COMPENSATION
- LATCH UP FREE OPERATION
- HIGH SLEW RATE : $16V/\mu s$ (typ)


DESCRIPTION

The TL084, TL084A and TL084B are high speed J-FET input quad operational amplifiers incorporating well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.


The devices feature high slew rates, low input bias and offset currents, and low offset voltage temperature coefficient.

ORDER CODES


Part Number	Temperature	Package		
		N	J	D
TL084M/AM/BM	-55°C, +125°C	•	•	•
TL084I/AI/BI	-40°C, +105°C	•	•	•
TL084C/AC/BC	0°C, +70°C	•	•	•

Examples : TL084CN, TL084CD

084-01.TBL

PIN CONNECTIONS (top view)


SCHEMATIC DIAGRAM (each amplifier)



084-02.EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V_{CC}	Supply Voltage - (note 1)		± 18	V
V_i	Input Voltage - (note 3)		± 15	V
V_{id}	Differential Input Voltage - (note 2)		± 30	V
P_{tot}	Power Dissipation		680	mW
	Output Short-circuit Duration - (note 4)		Infinite	
T_{oper}	Operating Free Air Temperature Range	TL084C, AC, BC TL084I, AI, BI TL084M, AM, BM	0 to 70 -40 to 105 -55 to 125	$^{\circ}C$
T_{stg}	Storage Temperature Range		-65 to 150	$^{\circ}C$

- Notes :**
1. All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V_{CC+} and V_{CC-} .
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
 4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

084-02 TRI

ELECTRICAL CHARACTERISTICS


V_{CC} = ±15V, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	TL084I, M, AC, AI, AM, BC, BI, BM			TL084C			Unit	
		Min.	Typ.	Max.	Min.	Typ.	Max.		
V _{io}	Input Offset Voltage (R _S = 50Ω) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	TL084BC, BI, BM		3	6	3	10	mV	
		TL084BC, BI, BM		1	3	7	13		
DV _{io}	Input Offset Voltage Drift		10			10		μV/°C	
I _{io}	Input Offset Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		5	100		5	100	pA nA	
I _{ib}	Input Bias Current * T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		20	200		30	400	pA nA	
A _{vd}	Large Signal Voltage Gain (R _L = 2kΩ, V _O = ±10V) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	50	200		25	200		V/mV	
SVR	Supply Voltage Rejection Ratio (R _S = 50Ω) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	80	86		70	86		dB	
		80			70				
I _{CC}	Supply Current, per Amp, no Load T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		1.4	2.5		1.4	2.5	mA	
V _{icm}	Input Common Mode Voltage Range	±11	+15 -12		±11	+15 -12		V	
CMR	Common Mode Rejection Ratio (R _S = 50Ω) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	80	86		70	86		dB	
I _{OS}	Output Short-circuit Current T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	10	40	60	10	40	60	mA	
		10		60	10		60		
±V _{OPP}	Output Voltage Swing T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}							V	
		R _L = 2kΩ	10	12		10	12		
		R _L = 10kΩ	12	13.5		12	13.5		
		R _L = 2kΩ R _L = 10kΩ	10 12			10 12			
SR	Slew Rate (V _{in} = 10V, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)	8	16		8	16		V/μs	
t _r	Rise Time (V _{in} = 20mV, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)		0.1			0.1		μs	
K _{OV}	Overshoot (V _{in} = 20mV, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, unity gain)		10			10		%	
GBP	Gain Bandwidth Product (f = 100kHz, T _{amb} = 25°C, V _{in} = 10mV, R _L = 2kΩ, C _L = 100pF)	2.5	4		2.5	4		MHz	
R _i	Input Resistance		10 ¹²			10 ¹²		Ω	
THD	Total Harmonic Distortion (f = 1kHz, A _V = 20dB, R _L = 2kΩ, C _L = 100pF, T _{amb} = 25°C, V _O = 2V _{PP})		0.01			0.01		%	
e _n	Equivalent Input Noise Voltage (f = 1kHz, R _S = 100Ω)		15			15		nV √Hz	
∅ _m	Phase Margin		45			45		Degrees	
V _{O1} /V _{O2}	Channel Separation (A _V = 100)		120			120		dB	

* The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature.


084-03.TBL

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




084-03.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




084-04.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREQUENCY




084-05.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS FREE AIR TEMP.




084-06.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS LOAD RESISTANCE




084-07.EPS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VERSUS SUPPLY VOLTAGE




084-08.EPS

INPUT BIAS CURRENT VERSUS FREE AIR TEMPERATURE




084-09.EPS

LARGE SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION VERSUS FREE AIR TEMPERATURE




084-10.EPS

LARGE SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT VERSUS FREQUENCY




084-11.EPS

TOTAL POWER DISSIPATION VERSUS FREE AIR TEMPERATURE




084-12.EPS

SUPPLY CURRENT PER AMPLIFIER VERSUS FREE AIR TEMPERATURE




084-13.EPS

SUPPLY CURRENT PER AMPLIFIER VERSUS SUPPLY VOLTAGE




084-14.EPS

**COMMON MODE REJECTION RATIO
VERSUS FREE AIR TEMPERATURE**




084-15.EPS

**VOLTAGE FOLLOWER LARGE SIGNAL
PULSE RESPONSE**




084-16.EPS

**OUTPUT VOLTAGE VERSUS
ELAPSED TIME**




084-17.EPS

**EQUIVALENT INPUT NOISE VOLTAGE
VERSUS FREQUENCY**



084-18.EPS

**TOTAL HARMONIC DISTORTION VERSUS
FREQUENCY**



084-19.EPS

PARAMETER MEASUREMENT INFORMATION

Figure 1 : Voltage Follower






Figure 2 : Gain-of-10 Inverting Amplifier




TYPICAL APPLICATIONS

AUDIO DISTRIBUTION AMPLIFIER




TYPICAL APPLICATIONS (continued)

POSITIVE FEEDBACK BANDPASS FILTER




084-23.EPS

OUTPUT A



OUTPUT B



SUPPLY VOLTAGE SUPERVISORS


For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual". (Order Code AMLISVOREST/1)

- POWER-ON RESET GENERATOR
- AUTOMATIC RESET GENERATION AFTER VOLTAGE DROP
- WIDE SUPPLY VOLTAGE RANGE ... 3 V TO 18 V
- PRECISION VOLTAGE SENSOR
- TEMPERATURE-COMPENSATED VOLTAGE REFERENCE
- TRUE AND COMPLEMENT RESET OUTPUTS
- EXTERNALLY ADJUSTABLE PULSE WIDTH


DESCRIPTION

The TL7700A series are monolithic integrated circuit supply voltage supervisors specifically designed for use as reset controllers in microcomputer and microprocessor systems. During power-up the device tests the supply voltage and keeps the RESET and RESET outputs active (high and low, respectively) as long as the supply voltage has not reached its nominal voltage value. Taking RESIN low has the same effect. To ensure that the microcomputer system has reset, the TL7700A then initiates an internal time delay that delays the return of the reset outputs to their inactive states. Since the time delay for most microcomputers and microprocessors is in the order of several machine cycles, the device internal time delay is determined by an external time delay is

BLOCK DIAGRAM



* TL7702A R1 = 0Ω, R2 = open; TL7705A R1 = 7.8 KΩ, R2 = 10 KΩ; TL7709A R1 = 19.7 KΩ, R2 = 10 KΩ; TL7712A R1 = 32.7 KΩ, R2 = 10 KΩ; TL7715A R1 = 43.4 KΩ, R2 = 10 KΩ.



determined by an external capacitor connected to the C_T input (pin 3).

$$t_d = 1.3 \times 10^4 \times C_T$$

Where : C_T is in farads (F) and t_d in seconds (s). In addition, when the supply voltage drops below the nominal value, the outputs will be active until the supply voltage returns to the nominal value. An external capacitor (typically 0.1 μ F) must be connected to the REF output (pin 1) to reduce the influence of fast transients in the supply voltage.

The TL7700A1 series is characterized for operation from - 25°C to 85°C ; the TL7700AC series is characterized from 0°C to 70°C.

LOW POWER SINGLE CMOS TIMERS


- DEDICATED FOR 3.3V OR BATTERY SUPPLY (Specified at 3V and 5V plus 1.5V for A version)
- VERY LOW POWER CONSUMPTION : 90 μ A at $V_{CC} = 3V$
- PIN-TO-PIN AND FUNCTIONALLY COMPATIBLE WITH BIPOLAR NE555 AND CMOS TS555
- VOLTAGE RANGE : +1.5V to +18V
- HIGH OUTPUT CURRENT CAPABILITY
- SUPPLY CURRENT SPIKES REDUCED DURING OUTPUT TRANSITIONS
- HIGH INPUT IMPEDANCE : $10^{12} \Omega$
- OUTPUT COMPATIBLE WITH TTL CMOS AND LOGIC MOS

DESCRIPTION


The TS3V555 with its low consumption (90 μ A at $V_{CC} = 3V$) is a single CMOS timer dedicated for 3.3V or battery supply (specified at 3V and 5V plus 1.5V for A version) offering also a high frequency (f_{max}) 2MHz at $V_{CC} = 3V$ and 2.7 MHz at $V_{CC} = 5V$). Thus, either in monostable or astable mode, timing remains very accurate.

Timing capacities can also be minimized due to high input impedance ($10^{12} \Omega$).

PIN CONNECTIONS (top view)



3V555-01 EPS




ORDER CODES

Part Number	Temperature Range	Package	
		N	D
TS3V555C/AC	0, +70°C	●	●
TS3V555I/AI	-40, +105°C	●	●

3V555-01.TBL

BLOCK DIAGRAM



3V555-C.2.EPS

FUNCTION TABLE

RESET	TRIGGER	THRESHOLD	OUTPUT
Low	x	x	Low
High	Low	x	High
High	High	High	Low
High	High	Low	Previous State

- LOW** ↔ Level Voltage ≤ Min voltage specified
- HIGH** ↔ Level Voltage ≥ Max voltage specified
- X** ↔ Irrelevant

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	+18	V
T _J	Junction Temperature	+150	°C

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
T _{oper}	Operating Temperature Range TS3V555C,AC TS3V555I,AI	0 to +70 -40 to +105	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	+1.5 to +16	V

ELECTRICAL CHARACTERISTICS

V_{CC} = +3V, T_{amb} = +25°C, Reset to V_{CC} (unless otherwise specified)

STATIC

Symbol	Parameter	TS3V555C,I,AC,AI			Unit
		Min.	Typ.	Max.	
I _{CC}	Supply Current - (no load, High and Low States) T _{amb} = +25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		90	230 230	μA
V _{CL}	Control Voltage T _{amb} = +25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	1.8 1.7	2	2.2 2.3	V
V _{DIS}	Discharge Saturation Voltage (I _{DIS} = 1mA) T _{amb} = +25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		0.05 -	0.2 0.25	V
V _{OL}	Low Level Output Voltage (I _{SINK} = 1mA) T _{amb} = +25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		0.1	0.3 0.35	V
V _{OH}	High Level Output Voltage (I _{SOURCE} = -0.3mA) T _{amb} = +25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	2.5 2.5	2.9		V
V _{TRIG}	Trigger Voltage T _{amb} = +25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	0.9 0.8	1	1.1 1.2	V
I _{TRIG}	Trigger Current		10		pA
I _{TH}	Threshold Current		10		pA
V _{RESET}	Reset Voltage T _{amb} = +25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	0.4 0.3	1.1	1.5 2.0	V
I _{RESET}	Reset Current		10		pA
I _{DIS}	Discharge Pin Leakage Current		1	100	nA

3V555-06.TBL

DYNAMIC

Symbol	Parameter	TS3V555C,I,AC,AI			Unit
		Min.	Typ.	Max.	
	Timing Accuracy (Monostable) R = 10kΩ, C = 0.1μF - (note 1)		1		%
	Timing Shift with supply voltage variations (Monostable) R = 10kΩ, C = 0.1μF, V _{CC} = +3V +/-0.3V		0.5		%/V
	Timing Shift with temperature T _{min.} ≤ T _{amb} ≤ T _{max.}		75		ppm/°C
f _{max}	Maximum astable frequency R _A = 470Ω, R _B = 200Ω, C = 200pF		2		MHz
	Astable frequency accuracy - (note 2) R _A = R _B = 1kΩ to 100kΩ, C = 0.1μF		5		%
	Timing Shift with supply voltage variations (Astable mode) R _A = R _B = 10kΩ, C = 0.1μF, V _{CC} = +3 to+5V		0.5		%/V
t _r	Output Rise Time (C _{LOAD} = 10pF)		25		ns
t _f	Output Fall Time (C _{LOAD} = 10pF)		20		ns
t _{PD}	Trigger Propagation Delay		100		ns
t _{RPW}	Minimum Reset Pulse Width (V _{TRIG} = +3V)		350		ns

Note : 1. See Figure 2
2. See Figure 4

3V555-07.TBL

ELECTRICAL CHARACTERISTICS
 $V_{CC} = +5V$, $T_{amb} = +25^{\circ}C$, Reset to V_{CC} (unless otherwise specified)

STATIC

Symbol	Parameter	TS3V555C,I,AC,AI			Unit
		Min.	Typ.	Max.	
I_{CC}	Supply Current - (no load, High and Low States) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		110	250 250	μA
V_{CL}	Control Voltage $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	2.9 2.8	3.3	3.8 3.9	V
V_{DIS}	Discharge Saturation Voltage ($I_{DIS} = 10mA$) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		0.2	0.3 0.35	V
V_{OL}	Low Level Output Voltage ($I_{SINK} = 8mA$) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		0.3	0.6 0.8	V
V_{OH}	High Level Output Voltage ($I_{SOURCE} = -2mA$) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	4.4 4.4	4.6		V
V_{TRIG}	Trigger Voltage $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	1.36 1.26	1.67	1.96 2.06	V
I_{TRIG}	Trigger Current		10		μA
I_{TH}	Threshold Current		10		μA
V_{RESET}	Reset Voltage $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	0.4 0.3	1.1	1.5 2.0	V
I_{RESET}	Reset Current		10		μA
I_{DIS}	Discharge Pin Leakage Current		1	100	nA

DYNAMIC

Symbol	Parameter	TS3V555C,I,AC,AI			Unit
		Min.	Typ.	Max.	
	Timing Accuracy (Monostable) $R = 10k\Omega$, $C = 0.1\mu F$ - (note 1)		2		%
	Timing Shift with supply voltage variations (Monostable) $R = 10k\Omega$, $C = 0.1\mu F$, $V_{CC} = +5V$ +/-1V		0.38		%/V
	Timing Shift with temperature $T_{min.} \leq T_{amb} \leq T_{max.}$		75		ppm/ $^{\circ}C$
f_{max}	Maximum astable frequency $R_A = 470\Omega$, $R_B = 200\Omega$, $C = 200pF$		2.7		-
	Astable frequency accuracy - (note 2) $R_A = R_B = 1k\Omega$ to $100k\Omega$, $C = 0.1\mu F$		3		%
	Timing Shift with supply voltage variations (Astable mode) $R_A = R_B = 10k\Omega$, $C = 0.1\mu F$, $V_{CC} = +5V$ to $+12V$		0.1		%/V
t_r	Output Rise Time ($C_{LOAD} = 10pF$)		25		ns
t_f	Output Fall Time ($C_{LOAD} = 10pF$)		20		ns
t_{PD}	Trigger Propagation Delay		100		ns
t_{RPW}	Minimum Reset Pulse Width ($V_{TRIG} = +5V$)		350		ns

Note : 1. See Figure 2
2. See Figure 4

ELECTRICAL CHARACTERISTICS

TS3V555AC,AI only

V_{CC} = +1.5V , T_{amb} = +25°C, Reset to V_{CC} (unless otherwise specified)

STATIC

Symbol	Parameter	TS3V555AC,AI			Unit
		Min.	Typ.	Max.	
I _{CC}	Supply Current - (no load, High and Low States) T _{amb} = +25°C		50	150	µA
V _{CL}	Control Voltage T _{amb} = +25°C	0.8	1.0	1.2	V
V _{DIS}	Discharge Saturation Voltage (I _{DIS} = 1mA) T _{amb} = +25°C		75	150	mV
V _{OL}	Low Level Output Voltage (I _{SINK} = 1mA) T _{amb} = +25°C		0.2	0.4	V
V _{OH}	High Level Output Voltage (I _{SOURCE} = -0.25mA) T _{amb} = +25°C	1.0	1.25		V
V _{TRIG}	Trigger Voltage T _{amb} = +25°C	0.4	0.5	0.6	V
I _{TRIG}	Trigger Current		10		pA
I _{TH}	Threshold Current		10		pA
V _{RESET}	Reset Voltage T _{amb} = +25°C	0.4	1.1	1.4	V
I _{RESET}	Reset Current		10		pA

3V555-10.TBL

DYNAMIC


Symbol	Parameter	TS3V555AC,AI			Unit
		Min.	Typ.	Max.	
	Timing Accuracy (Monostable) R = 10kΩ . C = 0.1µF - (note 1)		4		%

Note : 1. See Figure 2

3V555-11.TBL

TYPICAL CHARACTERISTICS

Figure 1 : Supply Current (each timer) versus supply voltage.




APPLICATION INFORMATION

MONOSTABLE OPERATION

In the monostable mode, the timer functions as a one-shot. Referring to figure 2 the external capacitor is initially held discharged by a transistor inside the timer.

Figure 2



The circuit triggers on a negative-going input signal when the level reaches $1/3 V_{CC}$. Once triggered, the circuit remains in this state until the set time has elapsed, even if it is triggered again during this interval. The duration of the output HIGH state is given by $t = 1.1 R \times C$.

Notice that since the charge rate and the threshold level of the comparator are both directly proportional to supply voltage, the timing interval is independent of supply. Applying a negative pulse simultaneously to the Reset terminal (pin 4) and the Trigger terminal (pin 2) during the timing cycle discharges the external capacitor and causes the cycle to start over. The timing cycle now starts on the positive edge of the reset pulse. During the time the reset pulse is applied, the output is driven to its LOW state.


When a negative trigger pulse is applied to pin 2, the flip-flop is set, releasing the short circuit across the external capacitor and driving the output HIGH. The voltage across the capacitor increases exponentially with the time constant $\tau = R \times C$.

When the voltage across the capacitor equals $2/3 V_{CC}$, the comparator resets the flip-flop which then discharges the capacitor rapidly and drives the output to its LOW state.

Figure 3 shows the actual waveforms generated in this mode of operation.

When Reset is not used, it should be tied high to avoid any possible or false triggering.

Figure 3



3V555-05.EPS

ASTABLE OPERATION

When the circuit is connected as shown in figure 4 (pin 2 and 6 connected) it triggers itself and free runs as a multivibrator. The external capacitor charges through R_A and R_B and discharges through R_B only. Thus the duty cycle may be precisely set by the ratio of these two resistors.

In the astable mode of operation, C charges and discharges between $1/3 V_{CC}$ and $2/3 V_{CC}$. As in the triggered mode, the charge and discharge times and therefore frequency, are independent of the supply voltage.

Figure 5 shows actual waveforms generated in this mode of operation.

The charge time (output HIGH) is given by :

$$t_1 = 0.693 (R_A + R_B) C$$

and the discharge time (output LOW) by :

$$t_2 = 0.693 (R_B) C$$

Thus the total period T is given by :

$$T = t_1 + t_2 = 0.693 (R_A + 2R_B) C$$

The frequency of oscillation is then :

$$f = \frac{1}{T} = \frac{1.44}{(R_A + 2R_B) C}$$

The duty cycle is given by : $D = \frac{R_B}{R_A + 2R_B}$

Figure 4






Figure 5



3V555-07.EPS

**VERY LOW POWER DUAL
 CMOS OPERATIONAL AMPLIFIERS**

- EXCELLENT PHASE MARGIN ON CAPACITIVE LOADS
- SYMMETRICAL OUTPUT CURRENTS
- LOW OUTPUT DYNAMIC IMPEDANCE
- THE TRANSFER FUNCTION IS LINEAR
- PIN TO PIN COMPATIBLE WITH STANDARD DUAL OP-AMPS (TL082 -LM358)
- STABLE AND LOW OFFSET VOLTAGE
- INTERNAL ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUITS
- THREE INPUT OFFSET VOLTAGE SELECTIONS


ORDER CODES

Part Number	Temperature Range	Package	
		N	D
TS27L2C/AC/BC	0°C, +70°C	●	●
TS27L2I/AI/BI	-40°C, +105°C	●	●
TS27L2M/AM/BM	-55°C, +125°C	●	●

Example : TS27L2ACN

27L2-01.TBL


DESCRIPTION

The TS272 series are low cost, low power dual operational amplifiers designed to operate with single or dual supplies. These operational amplifiers use the SGS-THOMSON silicon gate LIN MOS process giving them an excellent consumption-speed ratio. These series are ideally suited for low consumption applications.


Three power consumptions are available allowing to have always the best consumption-speed ratio :

- $I_{CC} = 10\mu\text{A}/\text{amp.}$: TS27L2 (very low power)
- $I_{CC} = 150\mu\text{A}/\text{amp.}$: TS27M2 (low power)
- $I_{CC} = 1\text{mA}/\text{amp.}$: TS272 (high speed)

These CMOS amplifiers offer very high input impedance and extremely low input currents. The major advantage versus JFET devices is the very low input currents drift with temperature (see figure 2).

PIN CONNECTIONS (top view)


BLOCK DIAGRAM



27L2-02.EPS

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}^+	Supply Voltage - (note 1)	18	V
V_{id}	Differential Input Voltage - (note 2)	± 18	V
V_i	Input Voltage - (note 3)	-0.3 to 18	V
I_o	Output Current for $V_{CC}^+ \geq 15V$	± 30	mA
I_{in}	Input Current	± 5	mA
T_{oper}	Operating Free-Air Temperature Range	TS27L2C/AC/BC TS27L2I/AI/BI TS27L2M/AM/BM 0 to +70 -40 to +105 -55 to +125	$^{\circ}C$
T_{stg}	Storage Temperature Range	-65 to +150	$^{\circ}C$


- Notes :**
1. All voltage values, except differential voltage, are with respect to network ground terminal.
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input and the output voltages must never exceed the magnitude of the positive supply voltage.

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC}^+	Supply Voltage	3 * to 16	V
V_{icm}	Common Mode Input Voltage Range	0 to $V_{CC}^+ - 1.5$	V

* Selected devices only.

SCHEMATIC DIAGRAM (for 1/2 TS27L2)



27L2-03.EPS

ELECTRICAL CHARACTERISTICS

$V_{CC}^+ = +10V$, $V_{CC}^- = 0V$, $T_{amb} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	TS27L2C/AC/BC			TS27L2M/AI/BI TS27L2M/AM/BM			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{io}	Input Offset Voltage $V_o = 1.4V$, $V_{ic} = 0V$ TS27L2C/I/M TS27L2AC/AI/AM TS27L2BC/BI/BM $T_{min.} \leq T_{amb} \leq T_{max.}$ TS27L2C/I/M TS27L2AC/AI/AM TS27L2BC/BI/BM		1.1 0.9 0.25	10 5 2 12 6.5 3		1.1 0.9 0.25	10 5 2 12 6.5 3.5	mV
DV_{io}	Input Offset Voltage Drift		0.7			0.7		$\mu V/^{\circ}C$
I_{io}	Input Offset Current - (note 1) $V_{ic} = 5V$, $V_o = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	100		1	200	pA
I_{ib}	Input Bias Current - (note 1) $V_{ic} = 5V$, $V_o = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	150		1	300	pA
V_{OH}	High Level Output Voltage $V_{id} = 100mV$, $R_L = 1M\Omega$ $T_{min.} \leq T_{amb} \leq T_{max.}$	8.8 8.7	9		8.8 8.6	9		V
V_{OL}	Low Level Output Voltage $V_{id} = -100mV$			50			50	mV
A_{vd}	Large Signal Voltage Gain $V_o = 1V$ to $6V$, $R_L = 1M\Omega$, $V_{ic} = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$	60 45	100		60 40	100		V/mV
GBP	Gain Bandwidth Product $A_v = 40dB$, $R_L = 1M\Omega$, $C_L = 100pF$ $f_{in} = 10kHz$		0.1			0.1		MHz
CMR	Common Mode Rejection Ratio $V_o = 1.4V$, $V_{ic} = 1V$ to $7.4V$	65	80		65	80		dB
SVR	Supply Voltage Rejection Ratio $V_{CC}^+ = 5V$ to $10V$, $V_o = 1.4V$	60	80		60	80		dB
I_{CC}	Supply Current (per amplifier) $A_v = 1$, no load, $V_o = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		10	15 17		10	15 18	μA
I_o	Output Short Circuit Current $V_{id} = 100mV$, $V_o = 0V$	45	60	85	45	60	85	mA
I_{sink}	Output Sink Current $V_{id} = -100mV$, $V_o = V_{CC}$	35	45	65	35	45	65	mA
SR	Slew-Rate at Unity Gain $R_L = 1M\Omega$, $C_L = 100pF$, $V_i = 3$ to $7V$		0.04			0.04		V/ μs
ϕ_m	Phase Margin at Unity Gain $A_v = 40dB$, $R_L = 1M\Omega$, $C_L = 100pF$		45			45		Degrees
K_{ov}	Overshoot Factor		30			30		%
e_n	Equivalent Input Noise Voltage $f = 1kHz$, $R_S = 100\Omega$		68			68		nV \sqrt{Hz}
V_{O1}/V_{O2}	Channel Separation		120			120		dB

Note : 1. Maximum values including unavoidable inaccuracies of the industrial test.

TYPICAL CHARACTERISTICS

Figure 1 : Supply Current (each amplifier) versus Supply Voltage




Figure 2 : Input Bias Current versus Free Air Temperature




Figure 3a : High Level Output Voltage versus High Level Output Current




Figure 3b : High Level Output Voltage versus High Level Output Current




Figure 4a : Low Level Output Voltage versus Low Level Output Current






Figure 4b : Low Level Output Voltage versus Low Level Output Current




TYPICAL CHARACTERISTICS (continued)

Figure 5 : Open Loop Frequency Response and Phase Shift




27L2-10.EPS

Figure 6 : Gain Bandwidth Product versus Supply Voltage




27L2-11.EPS

Figure 7 : Phase Margin versus Supply Voltage




27L2-12.EPS

Figure 8 : Phase Margin versus Capacitive Load




27L2-13.EPS

Figure 9 : Slew Rates versus Supply Voltage



27L2-14.EPS


Figure 10 : Input Voltage Noise versus Frequency



27L2-15.EPS

**VERY LOW POWER QUAD
 CMOS OPERATIONAL AMPLIFIERS**

- EXCELLENT PHASE MARGIN ON CAPACITIVE LOADS
- SYMMETRICAL OUTPUT CURRENTS
- LOW OUTPUT DYNAMIC IMPEDANCE
- THE TRANSFER FUNCTION IS LINEAR
- PIN TO PIN COMPATIBLE WITH STANDARD QUAD OP-AMPS (TL084 -LM324)
- STABLE AND LOW OFFSET VOLTAGE
- INTERNAL ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUITS
- THREE INPUT OFFSET VOLTAGE SELECTIONS


ORDER CODES

Part Number	Temperature Range	Package	
		N	D
TS27L4C/AC/BC	0°C, +70°C	●	●
TS27L4I/AI/BI	-40°C, +105°C	●	●
TS27L4M/AM/BM	-55°C, +125°C	●	●

Example : TS27L4ACN

27L4-01.TBL


DESCRIPTION

The TS274 series are low cost, low power quad operational amplifiers designed to operate with single or dual supplies. These operational amplifiers use the SGS-THOMSON silicon gate LIN MOS process giving them an excellent consumption-speed ratio. These series are ideally suited for low consumption applications.


Three power consumptions are available allowing to have always the best consumption-speed ratio :

- $I_{CC} = 10\mu\text{A}/\text{amp.}$: TS27L4 (very low power)
- $I_{CC} = 150\mu\text{A}/\text{amp.}$: TS27M4 (low power)
- $I_{CC} = 1\text{mA}/\text{amp.}$: TS274 (high speed)

These CMOS amplifiers offer very high input impedance and extremely low input currents. The major advantage versus JFET devices is the very low input currents drift with temperature (see figure 2).

PIN CONNECTIONS (top view)


BLOCK DIAGRAM



27L4-02.EPS

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}^+	Supply Voltage - (note 1)	18	V
V_{id}	Differential Input Voltage - (note 2)	± 18	V
V_i	Input Voltage - (note 3)	-0.3 to 18	V
I_o	Output Current for $V_{CC}^+ \geq 15V$	± 30	mA
I_{in}	Input Current	± 5	mA
T_{oper}	Operating Free-Air Temperature Range	TS27L4C/AC/BC TS27L4I/AI/BI TS27L4M/AM/BM 0 to +70 -40 to +105 -55 to +125	$^{\circ}C$
T_{stg}	Storage Temperature Range	-65 to +150	$^{\circ}C$


- Notes :**
1. All voltage values, except differential voltage, are with respect to network ground terminal.
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input and the output voltages must never exceed the magnitude of the positive supply voltage.

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC}^+	Supply Voltage	3 * to 16	V
V_{icm}	Common Mode Input Voltage Range	0 to $V_{CC}^+ - 1.5$	V

* Selected devices only.

SCHEMATIC DIAGRAM (for 1/4 TS27L4)



27L4-03.EPS

ELECTRICAL CHARACTERISTICS

$V_{CC+} = +10V$, $V_{CC-} = 0V$, $T_{amb} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	TS27L4C/AC/BC			TS27L4I/AI/BI TS27L4M/AM/BM			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{io}	Input Offset Voltage $V_O = 1.4V$, $V_{ic} = 0V$ TS27L4C/I/M TS27L4AC/AI/AM TS27L4BC/BI/BM $T_{min.} \leq T_{amb} \leq T_{max.}$ TS27L4C/I/M TS27L4AC/AI/AM TS27L4BC/BI/BM		1.1 0.9 0.25	10 5 2 12 6.5 3		1.1 0.9 0.25	10 5 2 12 6.5 3.5	mV
DV_{io}	Input Offset Voltage Drift		0.7			0.7		$\mu V/^{\circ}C$
i_{io}	Input Offset Current - (note 1) $V_{ic} = 5V$, $V_o = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	100		1	200	pA
i_{ib}	Input Bias Current - (note 1) $V_{ic} = 5V$, $V_o = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	150		1	300	pA
V_{OH}	High Level Output Voltage $V_{id} = 100mV$, $R_L = 1M\Omega$ $T_{min.} \leq T_{amb} \leq T_{max.}$	8.8 8.7	9		8.8 8.6	9		V
V_{OL}	Low Level Output Voltage $V_{id} = -100mV$			50			50	mV
A_{vd}	Large Signal Voltage Gain $V_o = 1V$ to $6V$, $R_L = 1M\Omega$, $V_{ic} = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$	60 45	100		60 40	100		V/mV
GBP	Gain Bandwidth Product $A_v = 40dB$, $R_L = 1M\Omega$, $C_L = 100pF$ $f_{in} = 10kHz$		0.1			0.1		MHz
CMR	Common Mode Rejection Ratio $V_o = 1.4V$, $V_{ic} = 1V$ to $7.4V$	65	80		65	80		dB
SVR	Supply Voltage Rejection Ratio $V_{CC+} = 5V$ to $10V$, $V_o = 1.4V$	60	80		60	80		dB
I_{CC}	Supply Current (per amplifier) $A_v = 1$, no load, $V_o = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		10	15 17		10	15 18	μA
I_o	Output Short Circuit Current $V_{id} = 100mV$, $V_o = 0V$	45	60	85	45	60	85	mA
I_{sink}	Output Sink Current $V_{id} = -100mV$, $V_o = V_{CC}$	35	45	65	35	45	65	mA
SR	Slew-Rate at Unity Gain $R_L = 1M\Omega$, $C_L = 100pF$, $V_i = 3$ to $7V$		0.04			0.04		V/ μs
ϕ_m	Phase Margin at Unity Gain $A_v = 40dB$, $R_L = 1M\Omega$, $C_L = 100pF$		45			45		Degrees
K_{ov}	Overshoot Factor		30			30		%
e_n	Equivalent Input Noise Voltage $f = 1kHz$, $R_S = 100\Omega$		68			68		$\frac{nV}{\sqrt{Hz}}$
V_{O1}/V_{O2}	Channel Separation		120			120		dB

Note : 1. Maximum values including unavoidable inaccuracies of the industrial test.

TYPICAL CHARACTERISTICS

Figure 1 : Supply Current (each amplifier) versus Supply Voltage




Figure 2 : Input Bias Current versus Free Air Temperature




Figure 3a : High Level Output Voltage versus High Level Output Current




Figure 3b : High Level Output Voltage versus High Level Output Current




Figure 4a : Low Level Output Voltage versus Low Level Output Current






Figure 4b : Low Level Output Voltage versus Low Level Output Current




TYPICAL CHARACTERISTICS (continued)

Figure 5 : Open Loop Frequency Response and Phase Shift




27L4-10.EPS

Figure 7 : Phase Margin versus Supply Voltage




27L4-12.EPS

Figure 9 : Slew Rates versus Supply Voltage




27L4-14.EPS

Figure 6 : Gain Bandwidth Product versus Supply Voltage




27L4-11.EPS

Figure 8 : Phase Margin versus Capacitive Load



27L4-13.EPS


Figure 10 : Input Voltage Noise versus Frequency



27L4-15.EPS

LOW POWER DUAL CMOS OPERATIONAL AMPLIFIERS

- EXCELLENT PHASE MARGIN ON CAPACITIVE LOADS
- SYMMETRICAL OUTPUT CURRENTS
- LOW OUTPUT DYNAMIC IMPEDANCE
- THE TRANSFER FUNCTION IS LINEAR
- PIN TO PIN COMPATIBLE WITH STANDARD DUAL OP-AMPs (TL082 -LM358)
- STABLE AND LOW OFFSET VOLTAGE
- INTERNAL ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUITS
- THREE INPUT OFFSET VOLTAGE SELECTIONS



ORDER CODES

Part Number	Temperature Range	Package	
		N	D
TS27M2C/AC/BC	0°C, +70°C	●	●
TS27M2I/AI/BI	-40°C, +105°C	●	●
TS27M2M/AM/BM	-55°C, +125°C	●	●

Example : TS27M2ACN

27M2-01.TBL

DESCRIPTION


The TS272 series are low cost, low power dual operational amplifiers designed to operate with single or dual supplies: These operational amplifiers use the SGS-THOMSON silicon gate LIN MOS process giving them an excellent consumption-speed ratio. These series are ideally suited for low consumption applications.

Three power consumptions are available allowing to have always the best consumption-speed ratio :


- $I_{CC} = 10\mu\text{A}/\text{amp.}$: TS27L2 (very low power)
- $I_{CC} = 150\mu\text{A}/\text{amp.}$: TS27M2 (low power)
- $I_{CC} = 1\text{mA}/\text{amp.}$: TS272 (high speed)

These CMOS amplifiers offer very high input impedance and extremely low input currents. The major advantage versus JFET devices is the very low input currents drift with temperature (see figure 2).

PIN CONNECTIONS (top view)



BLOCK DIAGRAM



27M2-02.EPS

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}^+	Supply Voltage - (note 1)	18	V
V_{id}	Differential Input Voltage - (note 2)	± 18	V
V_i	Input Voltage - (note 3)	-0.3 to 18	V
I_O	Output Current for $V_{CC}^+ \geq 15V$	± 30	mA
I_{in}	Input Current	± 5	mA
T_{oper}	Operating Free-Air Temperature Range	TS27M2C/AC/BC TS27M2I/AI/BI TS27M2M/AM/BM 0 to +70 -40 to +105 -55 to +125	$^{\circ}C$
T_{stg}	Storage Temperature Range	-65 to +150	$^{\circ}C$


- Notes :**
1. All voltage values, except differential voltage, are with respect to network ground terminal.
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input and the output voltages must never exceed the magnitude of the positive supply voltage.

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC}^+	Supply Voltage	3 * to 16	V
V_{icm}	Common Mode Input Voltage Range	0 to $V_{CC}^+ - 1.5$	V

* Selected devices only.

SCHEMATIC DIAGRAM (for 1/2 TS27M2)



27M2-03.EPS

ELECTRICAL CHARACTERISTICS

$V_{CC}^+ = +10V$, $V_{CC}^- = 0V$, $T_{amb} = 25^\circ C$ (unless otherwise specified)

Symbol	Parameter	TS27M2C/AC/BC			TS27M2I/AI/BI TS27M2M/AM/BM			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{io}	Input Offset Voltage $V_O = 1.4V$, $V_{ic} = 0V$ TS27M2C/I/M TS27M2AC/AI/AM TS27M2BC/BI/BM $T_{min.} \leq T_{amb} \leq T_{max.}$ TS27M2C/I/M TS27M2AC/AI/AM TS27M2BC/BI/BM		1.1 0.9 0.25	10 5 2		1.1 0.9 0.25	10 5 2	mV
DV_{io}	Input Offset Voltage Drift		2			2		$\mu V/^\circ C$
I_{io}	Input Offset Current - (note 1) $V_{ic} = 5V$, $V_o = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	100		1	200	pA
I_{ib}	Input Bias Current - (note 1) $V_{ic} = 5V$, $V_o = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	150		1	300	pA
V_{OH}	High Level Output Voltage $V_{id} = 100mV$, $R_L = 100k\Omega$ $T_{min.} \leq T_{amb} \leq T_{max.}$	8.7 8.6	8.9		8.7 8.5	8.9		V
V_{OL}	Low Level Output Voltage $V_{id} = -100mV$			50			50	mV
A_{vd}	Large Signal Voltage Gain $V_o = 1V$ to $6V$, $R_L = 100k\Omega$, $V_{ic} = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$	30 20	50		30 10	50		V/mV
GBP	Gain Bandwidth Product $A_v = 40dB$, $R_L = 100k\Omega$, $C_L = 100pF$ $f_m = 100kHz$		1			1		MHz
CMR	Common Mode Rejection Ratio $V_o = 1.4V$, $V_{ic} = 1V$ to $7.4V$	65	80		65	80		dB
SVR	Supply Voltage Rejection Ratio $V_{CC}^+ = 5V$ to $10V$, $V_o = 1.4V$	60	80		60	80		dB
I_{CC}	Supply Current (per amplifier) $A_v = 1$, no load, $V_o = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		150	200 250		150	200 300	μA
I_o	Output Short Circuit Current $V_{id} = 100mV$, $V_o = 0V$	45	60	85	45	60	85	mA
I_{sink}	Output Sink Current $V_{id} = -100mV$, $V_o = V_{CC}$	35	45	65	35	45	65	mA
SR	Slew-Rate at Unity Gain $R_L = 100k\Omega$, $C_L = 100pF$, $V_i = 3$ to $7V$		0.6			0.6		V/ μs
ϕ_m	Phase Margin at Unity Gain $A_v = 40dB$, $R_L = 100k\Omega$, $C_L = 100pF$		45			45		Degrees
K_{ov}	Overshoot Factor		30			30		%
e_n	Equivalent Input Noise Voltage $f = 1kHz$, $R_S = 100\Omega$		38			38		$\frac{nV}{\sqrt{Hz}}$
V_{O1}/V_{O2}	Channel Separation		120			120		dB

Note : 1. Maximum values including unavoidable inaccuracies of the industrial test.

TYPICAL CHARACTERISTICS

Figure 1 : Supply Current (each amplifier) versus Supply Voltage




Figure 2 : Input Bias Current versus Free Air Temperature




Figure 3a : High Level Output Voltage versus High Level Output Current




Figure 3b : High Level Output Voltage versus High Level Output Current




Figure 3a : Low Level Output Voltage versus Low Level Output Current





Figure 3b : Low Level Output Voltage versus Low Level Output Current



TYPICAL CHARACTERISTICS (continued)

Figure 5 : Open Loop Frequency Response and Phase Shift




Figure 6 : Gain Bandwidth Product versus Supply Voltage




Figure 7 : Phase Margin versus Supply Voltage




Figure 8 : Phase Margin versus Capacitive Load




Figure 9 : Slew Rate versus Supply Voltage






Figure 10 : Input Voltage Noise versus Frequency



LOW POWER QUAD CMOS OPERATIONAL AMPLIFIERS

- EXCELLENT PHASE MARGIN ON CAPACITIVE LOADS
- SYMMETRICAL OUTPUT CURRENTS
- LOW OUTPUT DYNAMIC IMPEDANCE
- THE TRANSFER FUNCTION IS LINEAR
- PIN TO PIN COMPATIBLE WITH STANDARD QUAD OP-AMPS (TL084 -LM324)
- STABLE AND LOW OFFSET VOLTAGE
- INTERNAL ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUITS
- THREE INPUT OFFSET VOLTAGE SELECTIONS



ORDER CODES

Part Number	Temperature Range	Package	
		N	D
TS27M4C/AC/BC	0°C, +70°C	●	●
TS27M4I/AI/BI	-40°C, +105°C	●	●
TS27M4M/AM/BM	-55°C, +125°C	●	●

Example : TS27M4ACN

27M4-01.TBL

DESCRIPTION


The TS274 series are low cost, low power quad operational amplifiers designed to operate with single or dual supplies. These operational amplifiers use the SGS-THOMSON silicon gate LIN MOS process giving them an excellent consumption-speed ratio. These series are ideally suited for low consumption applications.

Three power consumptions are available allowing to have always the best consumption-speed ratio :


- $I_{CC} = 10\mu\text{A}/\text{amp.}$: TS27L4 (very low power)
- $I_{CC} = 150\mu\text{A}/\text{amp.}$: TS27M4 (low power)
- $I_{CC} = 1\text{mA}/\text{amp.}$: TS274 (high speed)

These CMOS amplifiers offer very high input impedance and extremely low input currents. The major advantage versus JFET devices is the very low input currents drift with temperature (see figure 2).

PIN CONNECTIONS (top view)



BLOCK DIAGRAM



27M4-02.EPS

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}^+	Supply Voltage - (note 1)	18	V
V_{id}	Differential Input Voltage - (note 2)	± 18	V
V_i	Input Voltage - (note 3)	-0.3 to 18	V
I_o	Output Current for $V_{CC}^+ \geq 15V$	± 30	mA
I_{in}	Input Current	± 5	mA
T_{oper}	Operating Free-Air Temperature Range	TS27M4C/AC/BC 0 to +70 TS27M4I/AI/BI -40 to +105 TS27M4M/AM/BM -55 to +125	$^{\circ}C$
T_{stg}	Storage Temperature Range	-65 to +150	$^{\circ}C$


- Notes :**
1. All voltage values, except differential voltage, are with respect to network ground terminal.
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input and the output voltages must never exceed the magnitude of the positive supply voltage

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC}^+	Supply Voltage	3 * to 16	V
V_{icm}	Common Mode Input Voltage Range	0 to $V_{CC}^+ - 1.5$	V

* Selected devices only.

SCHEMATIC DIAGRAM (for 1/4 TS27M4)



27M4-03.EPS


ELECTRICAL CHARACTERISTICS
 $V_{CC}^+ = +10V$, $V_{CC}^- = 0V$, $T_{amb} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	TS27M4C/AC/BC			TS27M4I/AI/BI TS27M4M/AM/BM			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{io}	Input Offset Voltage $V_O = 1.4V$, $V_{ic} = 0V$ TS27M4C/I/M TS27M4AC/AI/AM TS27M4BC/BI/BM $T_{min.} \leq T_{amb} \leq T_{max.}$ TS27M4C/I/M TS27M4AC/AI/AM TS27M4BC/BI/BM		1.1 0.9 0.25	10 5 2 12 6.5 3		1.1 0.9 0.25	10 5 2 12 6.5 3.5	mV
DV_{io}	Input Offset Voltage Drift		2			2		$\mu V/^{\circ}C$
I_{io}	Input Offset Current - (note 1) $V_{ic} = 5V$, $V_o = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	100		1	200	pA
I_{ib}	Input Bias Current - (note 1) $V_{ic} = 5V$, $V_o = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	150		1	300	pA
V_{OH}	High Level Output Voltage $V_{id} = 100mV$, $R_L = 100k\Omega$ $T_{min.} \leq T_{amb} \leq T_{max.}$	8.7 8.6	8.9		8.7 8.5	8.9		V
V_{OL}	Low Level Output Voltage $V_{id} = -100mV$			50			50	mV
A_{vd}	Large Signal Voltage Gain $V_o = 1V$ to $6V$, $R_L = 100k\Omega$, $V_{ic} = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$	30 20	50		30 10	50		V/mV
GBP	Gain Bandwidth Product $A_v = 40dB$, $R_L = 100k\Omega$, $C_L = 100pF$ $f_{in} = 100kHz$		1			1		MHz
CMR	Common Mode Rejection Ratio $V_o = 1.4V$, $V_{ic} = 1V$ to $7.4V$	65	80		65	80		dB
SVR	Supply Voltage Rejection Ratio $V_{CC}^+ = 5V$ to $10V$, $V_o = 1.4V$	60	80		60	80		dB
I_{CC}	Supply Current (per amplifier) $A_v = 1$, no load, $V_o = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		150	200 250		150	200 300	μA
I_o	Output Short Circuit Current $V_{id} = 100mV$, $V_o = 0V$	45	60	85	45	60	85	mA
I_{sink}	Output Sink Current $V_{id} = -100mV$, $V_o = V_{CC}$	35	45	65	35	45	65	mA
SR	Slew-Rate at Unity Gain $R_L = 100k\Omega$, $C_L = 100pF$, $V_i = 3$ to $7V$		0.6			0.6		V/ μs
ϕ_m	Phase Margin at Unity Gain $A_v = 40dB$, $R_L = 100k\Omega$, $C_L = 100pF$		45			45		Degrees
K_{ov}	Overshoot Factor		30			30		%
e_n	Equivalent Input Noise Voltage $f = 1kHz$, $R_S = 100\Omega$		38			38		$\frac{nV}{\sqrt{Hz}}$
V_{O1}/V_{O2}	Channel Separation		120			120		dB

Note : 1. Maximum values including unavoidable inaccuracies of the industrial test.


TYPICAL CHARACTERISTICS

Figure 1 : Supply Current (each amplifier) versus Supply Voltage




27M4-04.EPS

Figure 2 : Input Bias Current versus Free Air Temperature




27M4-05.EPS

Figure 3a : High Level Output Voltage versus High Level Output Current




27M4-06.EPS

Figure 3b : High Level Output Voltage versus High Level Output Current




27M4-07.EPS

Figure 4a : Low Level Output Voltage versus Low Level Output Current



27M4-08.EPS


Figure 4b : Low Level Output Voltage versus Low Level Output Current



27M4-09.EPS


TYPICAL CHARACTERISTICS (continued)

Figure 5 : Open Loop Frequency Response and Phase Shift




27M4-10.EPS

Figure 7 : Phase Margin versus Supply Voltage




27M4-12.EPS

Figure 9 : Slew Rates versus Supply Voltage




27M4-14.EPS

Figure 6 : Gain Bandwidth Product versus Supply Voltage




27M4-11.EPS

Figure 8 : Phase Margin versus Capacitive Load



27M4-13.EPS


Figure 10 : Input Voltage Noise versus Frequency



27M4-15.EPS

PROGRAMMABLE SINGLE CMOS OPERATIONAL AMPLIFIERS

- OFFSET NULL CAPABILITY (by external compensation)
- SYMMETRICAL OUTPUT CURRENTS
- HIGH GAIN BANDWIDTH PRODUCT
- THE TRANSFER FUNCTION IS LINEAR
- CONSUMPTION CURRENT AND DYNAMIC PARAMETERS ARE STABLE REGARDING THE VOLTAGE POWER SUPPLY VARIATIONS
- DYNAMIC CHARACTERISTICS ADJUSTABLE BY I_{SET}
- VERY LARGE I_{SET} RANGE
- PIN TO PIN COMPATIBLE WITH SINGLE OPERATIONAL AMPLIFIER UA776
- STABLE AND LOW OFFSET VOLTAGE
- INTERNAL ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUITS
- THREE INPUT OFFSET VOLTAGE SELECTIONS



ORDER CODES

Part Number	Temperature Range	Package	
		N	D
TS271C/AC/BC	0°C, +70°C	●	●
TS271I/AI/BI	-40°C, +105°C	●	●
TS271M/AM/BM	-55°C, +125°C	●	●

Example : TS271ACN

271-01.TBL


DESCRIPTION

The TS271 is a low cost, low power single operational amplifier designed to operate with single or dual supplies. This operational amplifier uses the SGS-THOMSON silicon gate LIN MOS process giving it an excellent consumption-speed ratio. This amplifier is ideally suited for low consumption applications.


The power supply is externally programmable with a resistor connected between pins 8 and 4. It allows to choose the best consumption-speed ratio and supply current can be minimized according to the required speed. This device is specified for the following I_{SET} current values : 1.5 μ A, 25 μ A, 130 μ A.

This CMOS amplifier offers very high input impedance and extremely low input currents. The major advantage versus JFET devices is the very low input currents drift with temperature (see figure 3).

PIN CONNECTIONS (top view)



BLOCK DIAGRAM



MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}^+	Supply Voltage - (note 1)	18	V
V_{id}	Differential Input Voltage - (note 2)	± 18	V
V_i	Input Voltage - (note 3)	-0.3 to 18	V
I_o	Output Current for $V_{CC}^+ \geq 15V$	± 30	mA
I_{in}	Input Current	± 5	mA
T_{oper}	Operating Free-Air Temperature Range	TS271C/AC/BC 0 to +70 TS271I/AI/BI -40 to +105 TS271M/AM/BM -55 to +125	$^{\circ}C$
T_{stg}	Storage Temperature Range	-65 to +150	$^{\circ}C$


- Notes : 1. All voltage values, except differential voltage, are with respect to network ground terminal.
 2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input and the output voltages must never exceed the magnitude of the positive supply voltage.

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC}^+	Supply Voltage	3^* to 16	V
V_{icm}	Common Mode Input Voltage Range	0 to $V_{CC}^+ - 1.5$	V


* Selected devices only.

SCHMATIC DIAGRAM



271-03.EPS

OFFSET VOLTAGE NULL CIRCUIT



RESISTOR BIASING





Figure 1 : R_{SET} Connected to V_{CC}^- .



ELECTRICAL CHARACTERISTICS FOR I_{SET} = 1.5μA

V_{CC}⁺ = +10V, V_{CC}⁻ = 0V, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	TS271C/AC/BC			TS271I/AI/BI TS271M/AM/BM			Unit	
		Min.	Typ.	Max.	Min.	Typ.	Max.		
V _{io}	Input Offset Voltage V _O = 1.4V, V _{ic} = 0V	TS271C/I/M	1.1	10		1.1	10	mV	
		TS271AC/AI/AM TS271BC/BI/BM	0.9 0.25	5 2		0.9 0.25	5 2		
	T _{min.} ≤ T _{amb} ≤ T _{max.}	TS271C/I/M TS271AC/AI/AM TS271BC/BI/BM		12 6.5 3		12 6.5 3.5			
DV _{io}	Input Offset Voltage Drift		0.7			0.7	μV/°C		
I _{io}	Input Offset Current - (note 1) V _{ic} = 5V, V _O = 5V T _{min.} ≤ T _{amb} ≤ T _{max.}		1	100		1	200	pA	
I _{ib}	Input Bias Current - (note 1) V _{ic} = 5V, V _O = 5V T _{min.} ≤ T _{amb} ≤ T _{max.}		1	150		1	300	pA	
V _{OH}	High Level Output Voltage V _{id} = 100mV, R _L = 1MΩ T _{min.} ≤ T _{amb} ≤ T _{max.}		8.8 8.7	9		8.8 8.6	9	V	
					50		50	mV	
V _{OL}	Low Level Output Voltage (V _{id} = -100mV)							mV	
A _{vd}	Large Signal Voltage Gain V _O = 1V to 6V, R _L = 1MΩ, V _{ic} = 5V T _{min.} ≤ T _{amb} ≤ T _{max.}		30 20	100		30 20	100	V/mV	
GBP	Gain Bandwidth Product (A _v = 40dB, R _L = 1MΩ, C _L = 100pF, f _{in} = 10kHz)			0.1		0.1		MHz	
CMR	Common Mode Rejection Ratio V _O = 1.4V, V _{ic} = 1V to 7.4V		60	80		60	80	dB	
SVR	Supply Voltage Rejection Ratio V _{CC} ⁻ = 5V to 10V, V _O = 1.4V		60	80		60	80	dB	
I _{CC}	Supply Current A _v = 1, no load, V _O = 5V T _{min.} ≤ T _{amb} ≤ T _{max.}		10	15 17		10	15 18	μA	
I _o	Output Short Circuit Current V _{id} = 100mV, V _O = 0V		45	60	85	45	60	85	mA
I _{sink}	Output Sink Current V _{id} = -100mV, V _O = V _{CC}		35	45	65	35	45	65	mA
SR	Slew-Rate at Unity Gain R _L = 1MΩ, C _L = 100pF, V _i = 3 to 7V			0.04			0.04	V/μs	
∅ _m	Phase Margin at Unity Gain A _v = 40dB, R _L = 1MΩ C _L = 10pF C _L = 100pF			35 10			35 10	Degrees	
K _{ov}	Overshoot Factor C _L = 10pF C _L = 100pF			40 70			40 70	%	
e _n	Equivalent Input Noise Voltage f = 1kHz, R _S = 100Ω			68			68	nV √Hz	

Note : 1. Maximum values including unavoidable inaccuracies of the industrial test.

271-04 TBL

TYPICAL CHARACTERISTICS FOR $I_{SET} = 1.5\mu A$

Figure 2 : Supply Current versus Supply Voltage




Figure 3 : Input Bias Current versus Free Air Temperature




Figure 4a : High Level Output Voltage versus High Level Output Current




Figure 4b : High Level Output Voltage versus High Level Output Current




Figure 5a : Low Level Output Voltage versus Low Level Output Current






Figure 5b : Low Level Output Voltage versus Low Level Output Current




TYPICAL CHARACTERISTICS FOR $I_{SET} = 1.5\mu A$ (continued)

Figure 6 : Open Loop Frequency Response and Phase Shift




271-13.EPS

Figure 7 : Gain Bandwidth Product versus Supply voltage




271-14.EPS

Figure 8 : Phase Margin versus Supply Voltage




271-15.EPS

Figure 9 : Phase Margin versus Capacitive Load



271-16.EPS

Figure 10 : Slew Rates versus Supply Voltage



271-17.EPS

ELECTRICAL CHARACTERISTICS FOR $I_{SET} = 25\mu A$
 $V_{CC}^+ = +10V$, $V_{CC}^- = 0V$, $T_{amb} = 25^\circ C$ (unless otherwise specified)

Symbol	Parameter	TS271C/AC/BC			TS271I/AI/BI TS271M/AM/BM			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{io}	Input Offset Voltage $V_o = 1.4V$, $V_{ic} = 0V$ TS271C/I/M TS271AC/AI/AM TS271BC/BI/BM $T_{min.} \leq T_{amb} \leq T_{max.}$ TS271C/I/M TS271AC/AI/AM TS271BC/BI/BM		1.1 0.9 0.25	10 5 2		1.1 0.9 0.25	10 5 2	mV
DV_{io}	Input Offset Voltage Drift		2			2		$\mu V/^\circ C$
I_{io}	Input Offset Current - (note 1) $V_{ic} = 5V$, $V_o = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	100		1	200	pA
I_{ib}	Input Bias Current - (note 1) $V_{ic} = 5V$, $V_o = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	150		1	300	pA
V_{OH}	High Level Output Voltage $V_{id} = 100mV$, $R_L = 100k\Omega$ $T_{min.} \leq T_{amb} \leq T_{max.}$	8.7 8.6	8.9		8.7 8.5	8.9		V
V_{OL}	Low Level Output Voltage ($V_{id} = -100mV$)			50			50	mV
A_{vd}	Large Signal Voltage Gain $V_o = 1V$ to $6V$, $R_L = 100k\Omega$, $V_{ic} = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$	30 20	50		30 10	50		V/mV
GBP	Gain Bandwidth Product ($A_v = 40dB$, $R_L = 100k\Omega$, $C_L = 100pF$, $f_{in} = 100kHz$)		0.7			0.7		MHz
CMR	Common Mode Rejection Ratio $V_o = 1.4V$, $V_{ic} = 1V$ to $7.4V$	60	80		60	80		dB
SVR	Supply Voltage Rejection Ratio $V_{CC}^+ = 5V$ to $10V$, $V_o = 1.4V$	60	80		60	80		dB
I_{CC}	Supply Current $A_v = 1$, no load, $V_o = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		150	200 250		150	200 300	μA
I_o	Output Short Circuit Current $V_{id} = 100mV$, $V_o = 0V$	45	60	85	45	60	85	mA
I_{sink}	Output Sink Current $V_{id} = -100mV$, $V_o = V_{CC}$	35	45	65	35	45	65	mA
SR	Slew-Rate at Unity Gain $R_L = 100k\Omega$, $C_L = 100pF$, $V_i = 3$ to $7V$		0.6			0.6		V/ μs
ϕ_m	Phase Margin at Unity Gain $A_v = 40dB$, $R_L = 100k\Omega$ $C_L = 10pF$ $C_L = 100pF$		50 30			50 30		degrees
K_{ov}	Overshoot Factor $C_L = 10pF$ $C_L = 100pF$		30 50			30 50		%
e_n	Equivalent Input Noise Voltage $f = 1kHz$, $R_S = 100\Omega$		38			38		$\frac{nV}{\sqrt{Hz}}$

Note : 1. Maximum values including unavoidable inaccuracies of the industrial test.

TYPICAL CHARACTERISTICS FOR $I_{SET} = 25\mu A$

Figure 11 : Supply Current versus Supply Voltage




Figure 12 : Input Bias Current versus Free Air Temperature




Figure 13a : High Level Output Voltage versus High Level Output Current




Figure 13b : High Level Output Voltage versus High Level Output Current




Figure 14a : Low Level Output Voltage versus Low Level Output Current





Figure 14b : Low Level Output Voltage versus Low Level Output Current



TYPICAL CHARACTERISTICS FOR $I_{SET} = 25\mu A$ (continued)

Figure 15 : Open Loop Frequency Response and Phase Shift




Figure 16 : Gain Bandwidth Product versus Supply voltage




Figure 17 : Phase Margin versus Supply Voltage




Figure 18 : Phase Margin versus Capacitive Load





Figure 19 : Slew Rates versus Supply Voltage



ELECTRICAL CHARACTERISTICS FOR I_{SET} = 130µA

V_{CC}⁺ = +10V, V_{CC}⁻ = 0V, T_{amb} = 25°C (unless otherwise specified)


Symbol	Parameter	TS271C/AC/BC			TS271I/A/BI TS271M/AM/BM			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{io}	Input Offset Voltage V _O = 1.4V, V _{ic} = 0V		1.1 0.9 0.25	10 5 2		1.1 0.9 0.25	10 5 2	mV
	T _{min.} ≤ T _{amb} ≤ T _{max.}			12 6.5 3			12 6.5 3.5	
DV _{io}	Input Offset Voltage Drift		2			2		µV/°C
I _{io}	Input Offset Current - (note 1) V _{ic} = 5V, V _O = 5V T _{min.} ≤ T _{amb} ≤ T _{max.}		1	100		1	200	pA
I _{ib}	Input Bias Current - (note 1) V _{ic} = 5V, V _O = 5V T _{min.} ≤ T _{amb} ≤ T _{max.}		1	150		1	300	pA
V _{OH}	High Level Output Voltage V _{id} = 100mV, R _L = 10kΩ T _{min.} ≤ T _{amb} ≤ T _{max.}	8.2 8.1	8.4		8.2 8	8.4		V
V _{OL}	Low Level Output Voltage (V _{id} = -100mV)			50			50	mV
A _{vd}	Large Signal Voltage Gain V _O = 1V to 6V, R _L = 10kΩ, V _{ic} = 5V T _{min.} ≤ T _{amb} ≤ T _{max.}	10 7	15		10 6	15		V/mV
GBP	Gain Bandwidth Product (A _v = 40dB, R _L = 10kΩ, C _L = 100pF, f _m = 200kHz)		2.3			2.3		MHz
CMR	Common Mode Rejection Ratio V _O = 1.4V, V _{ic} = 1V to 7.4V	60	80		60	80		dB
SVR	Supply Voltage Rejection Ratio V _{CC} ⁺ = 5V to 10V, V _O = 1.4V	60	70		60	70		dB
I _{CC}	Supply Current A _v = 1, no load, V _O = 5V T _{min.} ≤ T _{amb} ≤ T _{max.}		800	1300 1400		800	1300 1500	µA
I _o	Output Short Circuit Current V _{id} = 100mV, V _O = 0V	45	60	85	45	60	85	mA
I _{sink}	Output Sink Current V _{id} = -100mV, V _O = V _{CC}	35	45	65	35	45	65	mA
SR	Slew-Rate at Unity Gain R _L = 10kΩ, C _L = 100pF, V _i = 3 to 7V		4.5			4.5		V/µs
∅ _m	Phase Margin at Unity Gain A _v = 40dB, R _L = 10kΩ C _L = 10pF C _L = 100pF		65 50			65 50		degrees
K _{ov}	Overshoot Factor C _L = 10pF C _L = 100pF		30 30			30 30		%
e _n	Equivalent Input Noise Voltage f = 1kHz, R _S = 100Ω		30			30		$\frac{nV}{\sqrt{Hz}}$

Note : 1. Maximum values including unavoidable inaccuracies of the industrial test.

271-06.TBL


TYPICAL CHARACTERISTICS FOR $I_{SET} = 130\mu A$

Figure 20 : Supply Current (each amplifier) versus Supply Voltage




271-29.EPS

Figure 21 : Input Bias Current versus Free Air Temperature




271-30.EPS

Figure 22a : High Level Output Voltage versus High Level Output Current




271-31.EPS

Figure 22b : High Level Output Voltage versus High Level Output Current




271-32.EPS

Figure 23a : Low Level Output Voltage versus Low Level Output Current



271-33.EPS


Figure 23b : Low Level Output Voltage versus Low Level Output Current



271-34.EPS


TYPICAL CHARACTERISTICS FOR I_{SET} = 130μA (continued)

Figure 24 : Open Loop Frequency Response and Phase Shift




271-35.EPS

Figure 25 : Gain Bandwidth Product versus Supply voltage




271-36.EPS

Figure 26 : Phase Margin versus Supply Voltage




271-37.EPS

Figure 27 : Phase Margin versus Capacitive Load



271-38.EPS


Figure 28 : Slew Rates versus Supply Voltage



271-39.EPS

HIGH SPEED DUAL CMOS OPERATIONAL AMPLIFIERS

- EXCELLENT PHASE MARGIN ON CAPACITIVE LOADS
- SYMMETRICAL OUTPUT CURRENTS
- HIGH GAIN BANDWIDTH PRODUCT
- LOW OUTPUT DYNAMIC IMPEDANCE
- THE TRANSFER FUNCTION IS LINEAR
- PIN TO PIN COMPATIBLE WITH STANDARD DUAL OP-AMPS (TL082 -LM358)
- STABLE AND LOW OFFSET VOLTAGE
- INTERNAL ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUITS
- THREE INPUT OFFSET VOLTAGE SELECTIONS



ORDER CODES

Part Number	Temperature Range	Package	
		N	D
TS272C/AC/BC	0°C, +70°C	●	●
TS272I/AI/BI	-40°C, +105°C	●	●
TS272M/AM/BM	-55°C, +125°C	●	●

Example : TS272ACN

272-01.TBL

DESCRIPTION


The TS272 series are low cost, low power dual operational amplifiers designed to operate with single or dual supplies. These operational amplifiers use the SGS-THOMSON silicon gate LIN MOS process giving them an excellent consumption-speed ratio. These series are ideally suited for low consumption applications.

Three power consumptions are available allowing to have always the best consumption-speed ratio :


- $I_{CC} = 10\mu\text{A}/\text{amp.}$: TS27L2 (very low power)
- $I_{CC} = 150\mu\text{A}/\text{amp.}$: TS27M2 (low power)
- $I_{CC} = 1\text{mA}/\text{amp.}$: TS272 (high speed)

These CMOS amplifiers offer very high input impedance and extremely low input currents. The major advantage versus JFET devices is the very low input currents drift with temperature (see figure 2).

PIN CONNECTIONS (top view)



BLOCK DIAGRAM



MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}^+	Supply Voltage - (note 1)	18	V
V_{id}	Differential Input Voltage - (note 2)	± 18	V
V_i	Input Voltage - (note 3)	-0.3 to 18	V
I_o	Output Current for $V_{CC}^+ \geq 15V$	± 30	mA
I_{in}	Input Current	± 5	mA
T_{oper}	Operating Free-Air Temperature Range	TS272C/AC/BC 0 to +70 TS272I/AI/BI -40 to +105 TS272M/AM/BM -55 to +125	$^{\circ}C$
T_{stg}	Storage Temperature Range	-65 to +150	$^{\circ}C$


- Notes :**
1. All voltage values, except differential voltage, are with respect to network ground terminal.
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input and the output voltages must never exceed the magnitude of the positive supply voltage.

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC}^+	Supply Voltage	3 * to 16	V
V_{icm}	Common Mode Input Voltage Range	0 to $V_{CC}^+ - 1.5$	V

* Selected devices only.

SCHEMATIC DIAGRAM (for 1/2 TS272)



272-03.EPS

ELECTRICAL CHARACTERISTICS

$V_{CC^+} = +10V$, $V_{CC^-} = 0V$, $T_{amb} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	TS272C/AC/BC			TS272I/AI/BI TS272M/AM/BM			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{io}	Input Offset Voltage $V_o = 1.4V$, $V_{ic} = 0V$ $T_{min.} \leq T_{amb} \leq T_{max.}$	TS272C/I/M	1.1	10		1.1	10	mV
		TS272AC/AI/AM TS272BC/BI/BM TS272C/I/M TS272AC/AI/AM TS272BC/BI/BM	0.9 0.25	5 2		0.9 0.25	5 2	
DV_{io}	Input Offset Voltage Drift		2			2	$\mu V/^{\circ}C$	
I_{io}	Input Offset Current - (note 1) $V_{ic} = 5V$, $V_o = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	100		1	200	pA
I_{ib}	Input Bias Current - (note 1) $V_{ic} = 5V$, $V_o = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	150		1	300	pA
V_{OH}	High Level Output Voltage $V_{id} = 100mV$, $R_L = 10k\Omega$ $T_{min.} \leq T_{amb} \leq T_{max.}$	8.2 8.1	8.4		8.2 8	8.4		V
V_{OL}	Low Level Output Voltage $V_{id} = -100mV$			50			50	mV
A_{vd}	Large Signal Voltage Gain $V_o = 1V$ to $6V$, $R_L = 10k\Omega$, $V_{ic} = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$	10 7	15		10 6	15		V/mV
GBP	Gain Bandwidth Product $A_v = 40dB$, $R_L = 10k\Omega$, $C_L = 100pF$ $f_{in} = 200kHz$		3.5			3.5		MHz
CMR	Common Mode Rejection Ratio $V_o = 1.4V$, $V_{ic} = 1V$ to $7.4V$	65	80		65	80		dB
SVR	Supply Voltage Rejection Ratio $V_{CC^+} = 5V$ to $10V$, $V_o = 1.4V$	60	70		60	70		dB
I_{CC}	Supply Current (per amplifier) $A_v = 1$, no load, $V_o = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1000	1500 1600		1000	1500 1700	μA
I_o	Output Short Circuit Current $V_{id} = 100mV$, $V_o = 0V$	45	60	85	45	60	85	mA
I_{sink}	Output Sink Current $V_{id} = -100mV$, $V_o = V_{CC}$	35	45	65	35	45	65	mA
SR	Slew-Rate at Unity Gain $R_L = 10k\Omega$, $C_L = 100pF$, $V_i = 3$ to $7V$		5.5			5.5		V/ μs
ϕ_m	Phase Margin at Unity Gain $A_v = 40dB$, $R_L = 10k\Omega$, $C_L = 100pF$		40			40		Degrees
K_{ov}	Overshoot Factor		30			30		%
e_n	Equivalent Input Noise Voltage $f = 1kHz$, $R_S = 100\Omega$		30			30		nV \sqrt{Hz}
V_{O1}/V_{O2}	Channel Separation		120			120		dB

Note : 1. Maximum values including unavoidable inaccuracies of the industrial test.

272-04.TBL

TYPICAL CHARACTERISTICS

Figure 1 : Supply Current (each amplifier) versus Supply Voltage




Figure 2 : Input Bias Current versus Free Air Temperature




Figure 3a : High Level Output Voltage versus High Level Output Current




Figure 3b : High Level Output Voltage versus High Level Output Current




Figure 4a : Low Level Output Voltage versus Low Level Output Current






Figure 4b : Low Level Output Voltage versus Low Level Output Current




TYPICAL CHARACTERISTICS (continued)

Figure 5 : Open Loop Frequency Response and Phase Shift




272-10.EPS

Figure 6 : Gain Bandwidth Product versus Supply Voltage




272-11.EPS

Figure 7 : Phase Margin versus Supply Voltage




272-12.EPS

Figure 8 : Phase Margin versus Capacitive Load




272-13.EPS

Figure 9 : Slew Rates versus Supply Voltage



272-14.EPS


Figure 10 : Input Voltage Noise versus Frequency



272-15.EPS

HIGH SPEED QUAD CMOS OPERATIONAL AMPLIFIERS

- EXCELLENT PHASE MARGIN ON CAPACITIVE LOADS
- SYMETRICAL OUTPUT CURRENTS
- HIGH GAIN BANDWIDTH PRODUCT
- LOW OUTPUT DYNAMIC IMPEDANCE
- THE TRANSFER FUNCTION IS LINEAR
- PIN TO PIN COMPATIBLE WITH STANDARD QUAD OP-AMPS (TL084 -LM324)
- STABLE AND LOW OFFSET VOLTAGE
- INTERNAL ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUITS
- THREE INPUT OFFSET VOLTAGE SELECTIONS



ORDER CODES

Part Number	Temperature Range	Package	
		N	D
TS274C/AC/BC	0°C, +70°C	●	●
TS274I/AI/BI	-40°C, +105°C	●	●
TS274M/AM/BM	-55°C, +125°C	●	●

Example : TS274ACN

DESCRIPTION


The TS274 series are low cost, low power quad operational amplifiers designed to operate with single or dual supplies. These operational amplifiers use the SGS-THOMSON silicon gate LIN MOS process giving them an excellent consumption-speed ratio. These series are ideally suited for low consumption applications.

Three power consumptions are available allowing to have always the best consumption-speed ratio :

- $I_{CC} = 10\mu\text{A}/\text{amp.}$: TS27L4 (very low power)
- $I_{CC} = 150\mu\text{A}/\text{amp.}$: TS27M4 (low power)
- $I_{CC} = 1\text{mA}/\text{amp.}$: TS274 (high speed)


These CMOS amplifiers offer very high input impedance and extremely low input currents. The major advantage versus JFET devices is the very low input currents drift with temperature (see figure 2).

PIN CONNECTIONS (top view)



274-01.TBL

BLOCK DIAGRAM



274-02.EPS

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC+}	Supply Voltage - (note 1)	18	V
V_{id}	Differential Input Voltage - (note 2)	± 18	V
V_i	Input Voltage - (note 3)	-0.3 to 18	V
I_o	Output Current for $V_{CC+} \geq 15V$	± 30	mA
I_{in}	Input Current	± 5	mA
T_{oper}	Operating Free-Air Temperature Range	TS274C/AC/BC TS274I/AI/BI TS274M/AM/BM 0 to +70 -40 to +105 -55 to +125	$^{\circ}C$
T_{stg}	Storage Temperature Range	-65 to +150	$^{\circ}C$

- Notes :**
1. All voltage values, except differential voltage, are with respect to network ground terminal.
 2. Differential voltages are at the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input and the output voltages must never exceed the magnitude of the positive supply voltage.

OPERATING CONDITIONS


Symbol	Parameter	Value	Unit
V_{CC+}	Supply Voltage	$3^* \text{ to } 16$	V
V_{icm}	Common Mode Input Voltage Range	$0 \text{ to } V_{CC+} - 1.5$	V

* Selected devices only.

274-02 TRI

274-03 TRI

SCHEMATIC DIAGRAM (for 1/4 TS274)



274-03.EPS

ELECTRICAL CHARACTERISTICS

$V_{CC}^+ = +10V$, $V_{CC}^- = 0V$, $T_{amb} = 25^\circ C$ (unless otherwise specified)


Symbol	Parameter	TS274C/AC/BC			TS274I/AI/BI TS274M/AM/BM			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{io}	Input Offset Voltage $V_o = 1.4V$, $V_{ic} = 0V$ TS274C/I/M TS274AC/AI/AM TS274BC/BI/BM $T_{min.} \leq T_{amb} \leq T_{max.}$ TS274C/I/M TS274AC/AI/AM TS274BC/BI/BM		1.1 0.9 0.25	10 5 2 12 6.5 3		1.1 0.9 0.25	10 5 2 12 6.5 3.5	mV
DV_{io}	Input Offset Voltage Drift		2			2		$\mu V/^\circ C$
i_{io}	Input Offset Current - (note 1) $V_{ic} = 5V$, $V_o = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	100		1	200	pA
i_{ib}	Input Bias Current - (note 1) $V_{ic} = 5V$, $V_o = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	150		1	300	pA
V_{OH}	High Level Output Voltage $V_{id} = 100mV$, $R_L = 10k\Omega$ $T_{min.} \leq T_{amb} \leq T_{max.}$	8.2 8.1	8.4		8.2 8	8.4		V
V_{OL}	High Level Output Voltage $V_{id} = -100mV$			50			50	mV
A_{vd}	Large Signal Voltage Gain $V_o = 1V$ to $6V$, $R_L = 10k\Omega$, $V_{ic} = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$	10 7	15		10 6	15		V/mV
GBP	Gain Bandwidth Product $A_v = 40dB$, $R_L = 10k\Omega$, $C_L = 100pF$ $f_{in} = 200kHz$		3.5			3.5		MHz
CMR	Common Mode Rejection Ratio $V_o = 1.4V$, $V_{ic} = 1V$ to $7.4V$	65	80		65	80		dB
SVR	Supply Voltage Rejection Ratio $V_{CC}^+ = 5V$ to $10V$, $V_o = 1.4V$	60	70		60	70		dB
I_{CC}	Supply Current (per amplifier) $A_v = 1$, no load, $V_o = 5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1000	1500 1600		1000	1500 1700	μA
I_o	Output Short Circuit Current $V_{id} = 100mV$, $V_o = 0V$	45	60	85	45	60	85	mA
I_{sink}	Output Sink Current $V_{id} = -100mV$, $V_o = V_{CC}$	35	45	65	35	45	65	mA
SR	Slew-Rate at Unity Gain $R_L = 10k\Omega$, $C_L = 100pF$, $V_i = 3$ to $7V$		5.5			5.5		V/ μs
ϕ_m	Phase Margin at Unity Gain $A_v = 40dB$, $R_L = 10k\Omega$, $C_L = 100pF$		40			40		Degrees
K_{ov}	Overshoot Factor		30			30		%
e_n	Equivalent Input Noise Voltage $f = 1kHz$, $R_S = 100\Omega$		30			30		$\frac{nV}{\sqrt{Hz}}$
V_{O1}/V_{O2}	Channel Separation		120			120		dB

Note : 1. Maximum values including unavoidable inaccuracies of the industrial test.

274.01 T01


TYPICAL CHARACTERISTICS

Figure 1 : Supply Current (each amplifier) versus Supply Voltage




274-04.EPS

Figure 2 : Input Bias Current versus Free Air Temperature




274-05.EPS

Figure 3a : High Level Output Voltage versus High Level Output Current




274-06.EPS

Figure 3b : High Level Output Voltage versus High Level Output Current




274-07.EPS

Figure 4a : High Level Output Voltage versus High Level Output Current



274-08.EPS

Figure 4b : High Level Output Voltage versus High Level Output Current



274-09.EPS

TYPICAL CHARACTERISTICS (continued)

Figure 5 : Open Loop Frequency Response and Phase Shift




Figure 6 : Gain Bandwidth Product versus Supply Voltage




Figure 7 : Phase Margin versus Supply Voltage




Figure 8 : Phase Margin versus Capacitive Load




Figure 9 : Slew Rates versus Supply Voltage






Figure 10 : Input Voltage Noise versus Frequency



MICROPOWER QUAD CMOS VOLTAGE COMPARATORS

- EXTREMELY LOW SUPPLY CURRENT :
9 μ A TYP / COMPARATOR
- WIDE SINGLE SUPPLY RANGE (3V TO 16V)
OR DUAL SUPPLIES (± 1.5 V TO ± 8 V)
- EXTREMELY LOW INPUT BIAS CURRENT :
1pA TYP
- EXTREMELY LOW INPUT OFFSET
CURRENT : 1pA TYP
- INPUT COMMON-MODE VOLTAGE RANGE
INCLUDES GND
- BUILT-IN ESD PROTECTION
- HIGH INPUT IMPEDANCE : 10¹² Ω TYP
- FAST RESPONSE TIME : 1.5 μ s TYP FOR
5mV OVERDRIVE
- PIN-TO-PIN AND FUNCTIONALLY
COMPATIBLE WITH BIPOLAR LM339



DESCRIPTION

The TS339 is a micropower CMOS quad voltage comparator with extremely low consumption of 9 μ A typ / comparator (20 times less than bipolar LM339). Similar performances are offered by the quad micropower comparator TS3704 with a push-pull CMOS output.

Thus response times remain similar to the LM339.


ORDER CODES

Part Number	Temperature Range	Package	
		N	D
TS393C	0°C, +70°C	●	●
TS393I	-40°C, +105°C	●	●
TS393M	-55°C, +125°C	●	●


Example : TS393CN

339-01.TBL

PIN CONNECTIONS (top view)



SCHEMATIC DIAGRAM (for 1/4 TS339)



339-02.EPS

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC} ⁺	Supply Voltage - (note 1)	18	V
V _{id}	Differential Input Voltage - (note 2)	±18	V
V _i	Input Voltage - (note 3)	18	V
V _O	Output Voltage	18	V
I _O	Output Current	20	mA
T _{oper}	Operating Free-Air Temperature Range	TS339C TS339I TS339M 0 to +70 -40 to +105 -55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C

- Notes :**
1. All voltage values, except differential voltage, are with respect to network ground terminal.
 2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input and the output voltages must never exceed the magnitude of the positive supply voltage.
 4. Short circuit from outputs to V_{CC}⁺ can cause excessive heating and eventual destruction.

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC} ⁺	Supply Voltage	TS339C,I TS339M 3 to 16 4 to 16	V
V _{icm}	Common Mode Input Voltage Range	0 to V _{CC} ⁺ - 1.5	V

ELECTRICAL CHARACTERISTICS
 $V_{CC}^+ = 5V$, $V_{CC}^- = 0V$, $T_{amb} = 25^\circ C$ (unless otherwise specified)


Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{io}	Input Offset Voltage - (note 1) $V_{ic} = V_{icm\ min}$, $V_{CC}^- = 5V$ to $10V$ $T_{min} \leq T_{amb} \leq T_{max}$.		1.4	5 6.5	mV
I_{io}	Input Offset Current - (note 2) $V_{ic} = 2.5V$ $T_{min} \leq T_{amb} \leq T_{max}$.		1	300	pA
I_{ib}	Input Bias Current - (note 2) $V_{ic} = 2.5V$ $T_{min} \leq T_{amb} \leq T_{max}$.		1	600	pA
V_{icm}	Input Common Mode Voltage Range $T_{min} \leq T_{amb} \leq T_{max}$.	0 to $V_{CC}^+ - 1.2$ 0 to $V_{CC}^+ - 1.5$			V
CMR	Common-mode Rejection Ratio $V_{ic} = V_{icm\ min}$.		75		dB
SVR	Supply Voltage Rejection Ratio $V_{CC}^+ = +5V$ to $+10V$		85		dB
I_{OH}	High Level Output Current $V_{id} = 1V$, $V_{OH} = +5V$ $T_{min} \leq T_{amb} \leq T_{max}$.		2	40 1000	nA
V_{OL}	Low Level Output Voltage $V_{id} = -1V$, $I_{OL} = 6mA$ $T_{min} \leq T_{amb} \leq T_{max}$.		350	400 650	mV
I_{CC}	Supply Current (4 comparators) No load - Outputs low $T_{min} \leq T_{amb} \leq T_{max}$.		36	80 100	μA
t_{PLH}	Response Time Low to High $V_{ic} = 0V$, $f = 10kHz$, $R_L = 5.1k\Omega$, $C_L = 15pF$, Overdrive = 5mV Overdrive = 10mV Overdrive = 20mV Overdrive = 40mV TTL Input		1.5 1.2 1.1 0.9 0.8		μs
t_{PHL}	Response Time High to Low $V_{ic} = 0V$, $f = 10kHz$, $R_L = 5.1k\Omega$, $C_L = 15pF$, Overdrive = 5mV Overdrive = 10mV Overdrive = 20mV Overdrive = 40mV TTL Input		2.5 1.9 1.2 0.8 0.08		μs
t_{THL}	Transition Time High to Low $f = 10kHz$, $C_L = 15pF$, $R_L = 5.1k\Omega$, Overdrive 50mV		25		ns

Note : 1. The specified offset voltage is the maximum value required to drive the output up to 4.5V or down to 0.3V.
2. Maximum values including unavoidable inaccuracies of the industrial test.

339-04 TBL

LOW POWER DUAL CMOS VOLTAGE COMPARATORS

- WIDE SINGLE SUPPLY RANGE OR DUAL SUPPLIES 3V TO 16V OR $\pm 1.5V$ to $\pm 8V$
- VERY LOW SUPPLY CURRENT : 0.1mA/COMP INDEPENDENT OF SUPPLY VOLTAGE
- EXTREMELY LOW INPUT BIAS CURRENT : 1pA TYP
- EXTREMELY LOW INPUT OFFSET CURRENT : 1pA TYP
- LOW INPUT OFFSET VOLTAGE
- INPUT COMMON-MODE VOLTAGE RANGE INCLUDES GND
- LOW OUTPUT SATURATION VOLTAGE 150mV TYP
- OUTPUT COMPATIBLE WITH TTL, MOS AND CMOS
- BUILT-IN ESD PROTECTION
- HIGH INPUT IMPEDANCE $10^{12}\Omega$ TYP
- FAST RESPONSE TIME : 200ns TYP FOR TTL LEVEL INPUT STEP




ORDER CODES

Part Number	Temperature Range	Package	
		N	D
TS372C	0°C, +70°C	●	●
TS372I	-40°C, +105°C	●	●
TS372M	-55°C, +125°C	●	●

Example : TS372CN

372-01.TBL

PIN CONNECTIONS (top view)




DESCRIPTION

These devices consist of two independent precision voltage comparators, designed to operate with single or dual supplies.

These differential comparators use the SGS-THOMSON silicon lin MOS process giving them an excellent consumption-speed ratio.

These devices are ideally suited for low consumption applications.

SCHEMATIC DIAGRAM (for 1/2 TS372)



372-02.EPS

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC+}	Supply Voltage - (note 1)	18	V
V_{id}	Differential Input Voltage - (note 2)	± 18	V
V_i	Input Voltage - (note 3)	18	V
V_o	Output Voltage	18	V
I_o	Output Current	20	mA
	Duration of Output Short-Circuit to GND - (note 4)	Infinite	
T_{oper}	Operating Free-Air Temperature Range	TS372C TS372I TS372M	$^{\circ}C$
T_{stg}	Storage Temperature Range	0 to +70 -40 to +105 -55 to +125	$^{\circ}C$
		-65 to +150	$^{\circ}C$

- Notes :**
1. All voltage values, except differential voltage, are with respect to network ground terminal.
 2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input and the output voltages must never exceed the magnitude of the positive supply voltage.
 4. Short circuit from outputs to V_{CC+} can cause excessive heating and eventual destruction.

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC+}	Supply Voltage	3* to 16	V
V_{icm}	Common Mode Input Voltage Range	0 to $V_{CC+} - 1.5$	V

* Selected devices only

ELECTRICAL CHARACTERISTICS

$V_{CC}^+ = 5V$, $V_{CC}^- = 0V$, $T_{amb} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{io}	Input Offset Voltage ($V_{ic} = V_{ic(m.min.)}$) - (note 1) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		2	10 12	mV
I_{io}	Input Offset Current - (note 2) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	100 200	pA
I_{ib}	Input Bias Current - (note 2) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	150 300	pA
V_{icm}	Input Common Mode Voltage Range $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$				V
I_{OH}	High Level Output Current ($V_{id} = 1V$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		0.1	1	nA μA
V_{OL}	Low Level Output Voltage ($V_{id} = -1V$, $I_{OL} = 4mA$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		100	400 700	mV
I_{OL}	Low Level Output Current ($V_{id} = -1V$, $V_{OL} = 1.5V$)	6	45		mA
I_{CC}	Supply Current (2 comparators) ($V_{id} = +1V$, no load)		0.3	0.75	mA

372-04.TBL

SWITCHING CHARACTERISTICS ($V_{CC}^+ = 5V$, $T_{amb} = 25^{\circ}C$)


Symbol	Parameter	Min.	Typ.	Max.	Unit
t_{re}	Response Time ($R_L = 5.1k\Omega$ connected to 5V, $C_L = 15pF$) - (note 3) • 100mV input step with 5mV overdrive • TTL level input step		600 200		ns

372-05.TBL

- Notes :
1. The specified offset voltage is the maximum value required to drive the output down to 400mV or up to 4V with $R_L = 100k\Omega$ to V_{CC}^+ .
 2. Maximum values including unavoidable inaccuracies of the industrial test.
 3. The response time which is specified is the interval between the input signal and the instant when the output signal crosses 1.4V.

LOW POWER QUAD CMOS VOLTAGE COMPARATORS

- WIDE SINGLE SUPPLY RANGE OR DUAL SUPPLIES 3V TO 16V OR $\pm 1.5V$ to $\pm 8V$
- VERY LOW SUPPLY CURRENT : 0.1mA/COMP INDEPENDENT OF SUPPLY VOLTAGE
- EXTREMELY LOW INPUT BIAS CURRENT : 1pA TYP
- EXTREMELY LOW INPUT OFFSET CURRENT : 1pA TYP
- LOW INPUT OFFSET VOLTAGE
- INPUT COMMON-MODE VOLTAGE RANGE INCLUDES GND
- LOW OUTPUT SATURATION VOLTAGE 150mV TYP
- OUTPUT COMPATIBLE WITH TTL, MOS AND CMOS
- BUILT-IN ESD PROTECTION
- HIGH INPUT IMPEDANCE $10^{12}\Omega$ TYP
- FAST RESPONSE TIME : 200ns TYP FOR TTL LEVEL INPUT STEP



ORDER CODES

Part Number	Temperature Range	Package	
		N	D
TS374C	0°C, +70°C	●	●
TS374I	-40°C, +105°C	●	●
TS374M	-55°C, +125°C	●	●

Example : TS374CN

374-01.TBL


DESCRIPTION

These devices consist of four independent precision voltage comparators, designed to operate with single or dual supplies.


These differential comparators use the SGS-THOMSON silicon lin MOS process giving them an excellent consumption-speed ratio.

These devices are ideally suited for low consumption applications.

PIN CONNECTIONS (top view)



SCHEMATIC DIAGRAM (for 1/4 TS374)



374-02.EPS

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC+}	Supply Voltage - (note 1)	18	V
V_{id}	Differential Input Voltage - (note 2)	± 18	V
V_i	Input Voltage - (note 3)	18	V
V_o	Output Voltage	18	V
I_o	Output Current	20	mA
	Duration of Output Short-Circuit to GND - (note 4)	Infinite	
T_{oper}	Operating Free-Air Temperature Range	TS374C TS374I TS374M 0 to +70 -40 to +105 -55 to +125	$^{\circ}C$
T_{stg}	Storage Temperature Range	-65 to +150	$^{\circ}C$

- Notes :**
1. All voltage values, except differential voltage, are with respect to network ground terminal.
 2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input and the output voltages must never exceed the magnitude of the positive supply voltage.
 4. Short circuit from outputs to V_{CC+} can cause excessive heating and eventual destruction.

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC+}	Supply Voltage	3* to 16	V
V_{icm}	Common Mode Input Voltage Range	0 to $V_{CC+} - 1.5$	V

* Selected devices only

374-02 TRI

374-03 TRI

ELECTRICAL CHARACTERISTICS

$V_{CC}^+ = 5V$, $V_{CC}^- = 0V$, $T_{amb} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{io}	Input Offset Voltage ($V_{ic} = V_{icmin}$) - (note 1) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		2	10 12	mV
I_{io}	Input Offset Current - (note 2) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	100 200	pA
I_b	Input Bias Current - (note 2) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	150 300	pA
V_{icm}	Input Common Mode Voltage Range $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$				V
I_{OH}	High Level Output Current ($V_{id} = 1V$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		0.1	1	nA μA
V_{OL}	Low Level Output Voltage ($V_{id} = -1V$, $I_{OL} = 4mA$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		100	400 700	mV
I_{OL}	Low Level Output Current ($V_{id} = -1V$, $V_{OL} = 1.5V$)	6	45		mA
I_{CC}	Supply Current (4 comparators) ($V_{id} = +1V$, no load)		0.6	1	mA

TS374C
TS374I/TS374M

TS374C
TS374I/TS374M

TS374C
TS374I/TS374M

$V_{OH} = 5V$
 $V_{OH} = 15V$

0 to $V_{CC}^+ - 2$
0 to $V_{CC}^+ - 2.25$
0 to $V_{CC}^+ - 2.5$

374-04.TBL

SWITCHING CHARACTERISTICS ($V_{CC}^+ = 5V$, $T_{amb} = 25^{\circ}C$)


Symbol	Parameter	Min.	Typ.	Max.	Unit
t_{re}	Response Time ($R_L = 5.1k\Omega$ connected to 5V, $C_L = 15pF$) - (note 3) • 100mV input step with 5mV overdrive • TTL level input step		600 200		ns

- Notes : 1. The specified offset voltage is the maximum value required to drive the output down to 400mV or up to 4V with $R_L = 100k\Omega$ to V_{CC}^+ .
2. Maximum values including unavoidable inaccuracies of the industrial test.
3. The response time which is specified is the interval between the input signal and the instant when the output signal crosses 1.4V.

374-05.TBL

MICROPOWER DUAL CMOS VOLTAGE COMPARATORS

- EXTREMELY LOW SUPPLY CURRENT :
9 μ A TYP/COMPARATOR
- WIDE SINGLE SUPPLY RANGE (3V to 16V)
OR DUAL SUPPLIES ($\pm 1.5V$ to $\pm 8V$)
- EXTREMELY LOW INPUT BIAS CURRENT :
1pA TYP
- EXTREMELY LOW INPUT OFFSET
CURRENT : 1pA TYP
- INPUT COMMON-MODE VOLTAGE RANGE
INCLUDES GND
- BUILT-IN ESD PROTECTION
- HIGH INPUT IMPEDANCE 10¹² Ω TYP
- FAST RESPONSE TIME : 2.5 μ s TYP FOR
5mV OVERDRIVE
- PIN-TO-PIN AND FUNCTIONALLY
COMPATIBLE WITH BIPOLAR LM393



DESCRIPTION

The TS393 is a micropower CMOS dual voltage comparator with extremely low consumption of 9 μ A typ / comparator (20 times less than bipolar LM393). Similar performances are offered by the dual micropower comparator TS3702 with a push-pull CMOS output.

Thus response times remain similar to the LM393.


ORDER CODES

Part Number	Temperature Range	Package	
		N	D
TS393C	0°C, +70°C	•	•
TS393I	-40°C, +105°C	•	•
TS393M	-55°C, +125°C	•	•


Example : TS393CN

393-01.TBL

PIN CONNECTIONS (top view)



SCHEMATIC DIAGRAM (for 1/2 TS393)



393-02.EPS

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC+}	Supply Voltage - (note 1)	18	V
V _{id}	Differential Input Voltage - (note 2)	±18	V
V _i	Input Voltage - (note 3)	18	V
V _O	Output Voltage	18	V
I _O	Output Current	20	mA
T _{oper}	Operating Free-Air Temperature Range	TS393C TS393I TS393M 0 to +70 -40 to +105 -55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C

- Notes :**
1. All voltage values, except differential voltage, are with respect to network ground terminal.
 2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input and the output voltages must never exceed the magnitude of the positive supply voltage.
 4. Short circuit from outputs to V_{CC+} can cause excessive heating and eventual destruction.

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC+}	Supply Voltage	TS393C,I TS393M 3 to 16 4 to 16	V
V _{icm}	Common Mode Input Voltage Range	0 to V _{CC+} - 1.5	V

ELECTRICAL CHARACTERISTICS

$V_{CC}^+ = 5V$, $V_{CC}^- = 0V$, $T_{amb} = 25^{\circ}C$ (unless otherwise specified)


Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{io}	Input Offset Voltage $V_{IC} = V_{icm\ min.}$, $V_{CC}^+ = 5V$ to $10V$ - (note 1) $T_{min.} \leq T_{amb} \leq T_{max.}$		1.4	5 6.5	mV
I_{io}	Input Offset Current - (note 2) $V_{IC} = 2.5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	300	pA
I_{ib}	Input Bias Current - (note 2) $V_{IC} = 2.5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	600	pA
V_{icm}	Input Common Mode Voltage Range $T_{min.} \leq T_{amb} \leq T_{max.}$	0 to $V_{CC}^+ - 1.2$ 0 to $V_{CC}^+ - 1.5$			V
CMR	Common-mode Rejection Ratio $V_{IC} = V_{icm\ min.}$		71		dB
SVR	Supply Voltage Rejection Ratio $V_{CC}^+ = +5V$ to $+10V$		80		dB
I_{OH}	High Level Output Current $V_{id} = 1V$, $V_{OH} = +5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		2	40 1000	nA
V_{OL}	Low Level Output Voltage $V_{id} = -1V$, $I_{OL} = 6mA$ $T_{min.} \leq T_{amb} \leq T_{max.}$		260	400 650	mV
I_{CC}	Supply Current (2 comparators) No load - Outputs low $T_{min.} \leq T_{amb} \leq T_{max.}$		20	40 50	μA
t_{PLH}	Response Time Low to High $V_{ic} = 0V$, $f = 10kHz$, $R_L = 5.1k\Omega$, $C_L = 15pF$, Overdrive = 5mV Overdrive = 10mV Overdrive = 20mV Overdrive = 40mV TTL Input		1.5 1.2 1.0 0.8 0.7		μs
t_{PHL}	Response Time High to Low $V_{ic} = 0V$, $f = 10kHz$, $R_L = 5.1k\Omega$, $C_L = 15pF$, Overdrive = 5mV Overdrive = 10mV Overdrive = 20mV Overdrive = 40mV TTL Input		2.5 1.9 1.2 0.8 0.08		μs

Note : 1. The specified offset voltage is the maximum value required to drive the output up to 4.5V or down to 0.3V.
2. Maximum values including unavoidable inaccuracies of the industrial test.

393-04.TBL

LOW POWER SINGLE CMOS TIMERS

- VERY LOW POWER CONSUMPTION :
 - 100µA typ at $V_{CC} = 5V$
- HIGH MAXIMUM ASTABLE FREQUENCY 2.7MHz
- PIN-TO-PIN AND FUNCTIONALLY COMPATIBLE WITH BIPOLAR NE555
- VOLTAGE RANGE : +2V to +18V
- HIGH OUTPUT CURRENT CAPABILITY
- SUPPLY CURRENT SPIKES REDUCED DURING OUTPUT TRANSITIONS
- HIGH INPUT IMPEDANCE : $10^{12} \Omega$
- OUTPUT COMPATIBLE WITH TTL, CMOS AND LOGIC MOS




ORDER CODES

Part Number	Temperature Range	Package	
		N	D
TS555C	0°C, +70°C	●	●
TS555I	-40, +105°C	●	●
TS555M	-55, +125°C	●	●

Examples : TS555CD , TS555IN

TS555-01.TBL

PIN CONNECTIONS (top view)




DESCRIPTION

The TS555 is a single CMOS timer which offers very low consumption ($I_{CC(TYP)} TS555 = 100\mu A$, $I_{CC(TYP)} NE555 = 3mA$) and high frequency ($f_{(max.)} TS555 = 2.7MHz$ - $f_{(max.)} NE555 = 0.1 MHz$). Thus, either in Monostable or Astable mode, timing remains very accurate.

The TS555 provides reduced supply current spikes during output transitions, which enables the use of lower decoupling capacitors compared to those required by bipolar NE555.

Timing capacitors can also be minimized due to high input impedance ($10^{12} \Omega$).

BLOCK DIAGRAM



TS555-02.EPS

RESET	TRIGGER	THRESHOLD	OUTPUT
Low	x	x	Low
High	Low	x	High
High	High	High	Low
High	High	Low	Previous State

- LOW** < > Level Voltage ≤ Min voltage specified
- HIGH** < > Level Voltage ≥ Max voltage specified
- X** < > Irrelevant


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	+18	V
T _J	Junction Temperature	+150	°C

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
T _{OPER}	Operating Temperature Range	TS555C	0 to +70
		TS555I	-40 to +105
		TS555M	-55 to +125
T _{STG}	Storage Temperature Range	-65 to +150	°C

SCHEMATIC DIAGRAM



TS555-03.EPS

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	+2 to +16	V

STATIC ELECTRICAL CHARACTERISTICS

V_{CC} = +2V, T_{amb} = +25°C, Reset to V_{CC} (unless otherwise specified)

Symbol	Parameter	TS555C-TS555I-TS555M			Unit
		Min.	Typ	Max.	
I _{CC}	Supply Current (no load, High and Low States) T _{amb} = + 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		65	200 200	μA
V _{CL}	Control Voltage T _{amb} = + 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	1.2 1.1	1.3	1.4 1.5	V
V _{dis}	Discharge Saturation Voltage (I _{dis} = 1mA) T _{amb} = + 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		0.05	0.2 0.25	V
V _{OL}	Low Level Output Voltage (I _{sink} = 1mA) T _{amb} = + 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		0.1	0.3 0.35	V
V _{OH}	High Level Output Voltage (I _{source} = -0.3mA) T _{amb} = + 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	1.5 1.5	1.9		V
V _{trig}	Trigger Voltage T _{amb} = + 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	0.4 0.3	0.67	0.95 1.05	V
I _{trig}	Trigger Current		10		pA
I _{TH}	Threshold Current		10		pA
V _{reset}	Reset Voltage T _{amb} = + 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	0.4 0.3	1.1	1.5 2.0	V
I _{reset}	Reset Current		10		pA
I _{dis}	Discharge Pin Leakage Current		1	100	nA

STATIC ELECTRICAL CHARACTERISTICS (continued) $V_{CC} = +5V$, $T_{amb} = +25^{\circ}C$, Reset to V_{CC} (unless otherwise specified)

Symbol	Parameter	TS555C-TS555I-TS555M			Unit
		Min.	Typ	Max.	
I_{CC}	Supply Current (no load, High and Low States) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		110	250 250	μA
V_{CL}	Control Voltage $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	2.9 2.8	3.3	3.8 3.9	V
V_{dis}	Discharge Saturation Voltage ($I_{dis} = 10mA$) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		0.2	0.3 0.35	V
V_{OL}	Low Level Output Voltage ($I_{sink} = 8mA$) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		0.3	0.6 0.8	V
V_{OH}	High Level Output Voltage ($I_{source} = -2mA$) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	4.4 4.4	4.6		V
V_{trig}	Trigger Voltage $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	1.36 1.26	1.67	1.96 2.06	V
I_{trig}	Trigger Current		10		pA
I_{TH}	Threshold Current		10		pA
V_{reset}	Reset Voltage $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	0.4 0.3	1.1	1.5 2.0	V
I_{reset}	Reset Current		10		pA
I_{dis}	Discharge Pin Leakage Current		1	100	nA

TS555-07.TBL

STATIC ELECTRICAL CHARACTERISTICS (continued)

 $V_{CC} = +12V$, $T_{amb} = +25^{\circ}C$, Reset to V_{CC} (unless otherwise specified)

Symbol	Parameter	TS555C-TS555I-TS555M			Unit
		Min.	Typ	Max.	
I_{CC}	Supply Current (no load, High and Low States) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		170	400 400	μA
V_{CL}	Control Voltage $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	7.4 7.3	8	8.6 8.7	V
V_{dis}	Discharge Saturation Voltage ($I_{dis} = 80mA$) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		0.09	1.6 2.0	V
V_{OL}	Low Level Output Voltage ($I_{sink} = 50mA$) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1.2	2 2.8	V
V_{OH}	High Level Output Voltage ($I_{source} = -10mA$) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	10.5 10.5	11		V
V_{trig}	Trigger Voltage $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	3.2 3.1	4	4.8 4.9	V
I_{trig}	Trigger Current		10		μA
I_{TH}	Threshold Current		10		μA
V_{reset}	Reset Voltage $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	0.4 0.3	1.1	1.5 2.0	V
I_{reset}	Reset Current		10		μA
I_{dis}	Discharge Pin Leakage Current		1	100	nA

DYNAMIC ELECTRICAL CHARACTERISTICS

T_{amb} = +25°C, Reset to V_{CC} (unless otherwise specified)


Symbol	Parameter	TS555C-TS555I-TS555M			Unit
		Min	Typ	Max	
	Timing Accuracy (Monostable) - (note 1) R = 10kΩ , C = 0.1μF V _{CC} = + 2V V _{CC} = + 5V V _{CC} = +12V		1 2 4		%
	Timing Shift with supply voltage variations (Monostable) R = 10kΩ , C = 0.1μF, V _{CC} = + 5V +/-1V		0.38		%/V
	Timing Shift with temperature T _{min.} ≤ T _{amb} ≤ T _{max.} , V _{CC} = + 5V		75		ppm/°C
f _{max}	Maximum astable frequency R _A = 470Ω , R _B = 200Ω, C = 200pF , V _{CC} = + 5V			2.7	MHz
	Astable frequency accuracy - (note 2) R _A = R _B = 1kΩ to 100kΩ, C = 0.1μF V _{CC} = + 5V V _{CC} = + 12V		3 3		%
	Timing Shift with supply voltage variations (Astable mode) R _A = R _B = 1kΩ to 100kΩ, C = 0.1μF, V _{CC} = 5 to+ 12V		0.1		%/V
t _r	Output Rise Time (V _{CC} = + 5V , C _{load} = 10pF)		25		ns
t _f	Output Fall Time (V _{CC} = + 5V , C _{load} = 10pF)		20	-	ns
t _{pd}	Trigger Propagation Delay (V _{CC} = + 5V)		100		ns
t _{rpw}	Minimum Reset Pulse Width (V _{rig} = + 5V)		350		ns

Notes : 1. See Figure 2
2. See Figure 4

TS555-09.TBL

TYPICAL CHARACTERISTICS

Figure 1 : Supply Current (each timer) versus Supply Voltage




APPLICATION INFORMATION

MONOSTABLE OPERATION

In the monostable mode, the timer functions as a one-shot. Referring to figure 2 the external capacitor is initially held discharged by a transistor inside the timer.

Figure 2



The circuit triggers on a negative-going input signal when the level reaches $1/3 V_{CC}$. Once triggered, the circuit remains in this state until the set time has elapsed, even if it is triggered again during this interval. The duration of the output HIGH state is given by $t = 1.1 R \times C$.

Notice that since the charge rate and the threshold level of the comparator are both directly proportional to supply voltage, the timing interval is independent of supply. Applying a negative pulse simultaneously to the Reset terminal (pin 4) and the Trigger terminal (pin 2) during the timing cycle discharges the external capacitor and causes the cycle to start over. The timing cycle now starts on the positive edge of the reset pulse. During the time the reset pulse is applied, the output is driven to its LOW state.


When a negative trigger pulse is applied to pin 2, the flip-flop is set, releasing the short circuit across the external capacitor and driving the output HIGH. The voltage across the capacitor increases exponentially with the time constant $\tau = R \times C$.

When the voltage across the capacitor equals $2/3 V_{CC}$, the comparator resets the flip-flop which then discharges the capacitor rapidly and drives the output to its LOW state.

Figure 3 shows the actual waveforms generated in this mode of operation.

When Reset is not used, it should be tied high to avoid any possible or false triggering.

Figure 3




ASTABLE OPERATION

When the circuit is connected as shown in figure 4 (pin 2 and 6 connected) it triggers itself and free runs as a multivibrator. The external capacitor charges through R_A and R_B and discharges through R_B only. Thus the duty cycle may be precisely set by the ratio of these two resistors.

In the astable mode of operation, C charges and discharges between $1/3 V_{CC}$ and $2/3 V_{CC}$. As in the triggered mode, the charge and discharge times and therefore frequency, are independent of the supply voltage.

Figure 5 shows actual waveforms generated in this

Figure 4



mode of operation.

The charge time (output HIGH) is given by :

$$t1 = 0.693 (R_A + R_B) C$$

and the discharge time (output LOW) by :

$$t2 = 0.693 (R_B) C$$

Thus the total period T is given by :


$$T = t1 + t2 = 0.693 (R_A + 2R_B) C$$

The frequency of oscillation is then :

$$f = \frac{1}{T} = \frac{1.44}{(R_A + 2R_B)C}$$


The duty cycle is given by : $D = \frac{R_B}{R_A + 2R_B}$

Figure 5



LOW POWER DUAL CMOS TIMERS

- VERY LOW POWER CONSUMPTION :
 - 100µA typ at $V_{CC} = 5V$
- HIGH MAXIMUM ASTABLE FREQUENCY 2.7MHz
- PIN-TO-PIN AND FUNCTIONALLY COMPATIBLE WITH BIPOLAR NE555
- VOLTAGE RANGE : +2V to +18V
- HIGH OUTPUT CURRENT CAPABILITY
- SUPPLY CURRENT SPIKES REDUCED DURING OUTPUT TRANSITIONS
- HIGH INPUT IMPEDANCE : $10^{12} \Omega$
- OUTPUT COMPATIBLE WITH TTL, CMOS AND LOGIC MOS




ORDER CODES

Part Number	Temperature Range	Package	
		N	D
TS556C	0°C, +70°C	●	●
TS556I	-40, +105°C	●	●
TS556M	-55, +125°C	●	●

Examples : TS556CD , TS556IN

TS556-01.TBL

PIN CONNECTIONS (top view)




DESCRIPTION

The TS556 is a dual CMOS timer which offers very low consumption ($I_{CC(TYP)} TS556 = 200\mu A$, $I_{CC(TYP)} NE556 = 6mA$) and high frequency ($f_{i(max.)} TS556 = 2.7MHz$ - $f_{i(max.)} NE556 = 0.1 MHz$). Thus, either in Monostable or Astable mode, timing remains very accurate.

The TS556 provides reduced supply current spikes during output transitions, which enables the use of lower decoupling capacitors compared to those required by bipolar NE556.

Timing capacitors can also be minimized due to high input impedance ($10^{12} \Omega$).

BLOCK DIAGRAM



TS556-02.EPS

RESET	TRIGGER	THRESHOLD	OUTPUT
Low	x	x	Low
High	Low	x	High
High	High	High	Low
High	High	Low	Previous State

- LOW** ↔ Level Voltage ≤ Min voltage specified
- HIGH** ↔ Level Voltage ≥ Max voltage specified
- x** ↔ Irrelevant


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	+18	V
T _J	Junction Temperature	+150	°C

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
T _{OPER}	Operating Temperature Range	TS556C	0 to +70
		TS556I	-40 to +105
		TS556M	-55 to +125
T _{STG}	Storage Temperature Range	-65 to +150	°C

SCHEMATIC DIAGRAM (1/2 TS556)



TS556-03.EPS

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	+2 to +16	V

STATIC ELECTRICAL CHARACTERISTICS

V_{CC} = +2V, T_{amb} = +25°C, Reset to V_{CC} (unless otherwise specified)

Symbol	Parameter	TS556C-TS556I-TS556M			Unit
		Min.	Typ	Max.	
I _{CC}	Supply Current (no load, High and Low States) T _{amb} = +25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		130	400 400	μA
V _{CL}	Control Voltage T _{amb} = +25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	1.2 1.1	1.3	1.4 1.5	V
V _{dis}	Discharge Saturation Voltage (I _{dis} = 1mA) T _{amb} = +25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		0.05	0.2 0.25	V
V _{OL}	Low Level Output Voltage (I _{sink} = 1mA) T _{amb} = +25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		0.1	0.3 0.35	V
V _{OH}	High Level Output Voltage (I _{source} = -0.3mA) T _{amb} = +25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	1.5 1.5	1.9		V
V _{trig}	Trigger Voltage T _{amb} = +25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	0.4 0.3	0.67	0.95 1.05	V
I _{trig}	Trigger Current		10		pA
I _{TH}	Threshold Current		10		pA
V _{reset}	Reset Voltage T _{amb} = +25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	0.4 0.3	1.1	1.5 2.0	V
I _{reset}	Reset Current		10		pA
i _{dis}	Discharge Pin Leakage Current		1	100	nA

STATIC ELECTRICAL CHARACTERISTICS (continued)

V_{CC} = +5V, T_{amb} = +25°C, Reset to V_{CC} (unless otherwise specified)

Symbol	Parameter	TS556C-TS556I-TS556M			Unit
		Min.	Typ	Max.	
I _{CC}	Supply Current (no load, High and Low States) T _{amb} = +25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		220	500 500	μA
V _{CL}	Control Voltage T _{amb} = +25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	2.9 2.8	3.3	3.8 3.9	V
V _{dis}	Discharge Saturation Voltage (I _{dis} = 10mA) T _{amb} = +25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		0.2	0.3 0.35	V
V _{OL}	Low Level Output Voltage (I _{sink} = 8mA) T _{amb} = +25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		0.3	0.6 0.8	V
V _{OH}	High Level Output Voltage (I _{source} = -2mA) T _{amb} = +25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	4.4 4.4	4.6		V
V _{trig}	Trigger Voltage T _{amb} = +25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	1.36 1.26	1.67	1.96 2.06	V
I _{trig}	Trigger Current		10		pA
I _{TH}	Threshold Current		10		pA
V _{reset}	Reset Voltage T _{amb} = +25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	0.4 0.3	1.1	1.5 2.0	V
I _{reset}	Reset Current		10		pA
I _{dis}	Discharge Pin Leakage Current		1	100	nA

TS556-07 TBL

STATIC ELECTRICAL CHARACTERISTICS (continued)
 $V_{CC} = +12V$, $T_{amb} = +25^{\circ}C$, Reset to V_{CC} (unless otherwise specified)

Symbol	Parameter	TS556C-TS556I-TS556M			Unit
		Min.	Typ	Max.	
I_{CC}	Supply Current (no load, High and Low States) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		340	800 800	μA
V_{CL}	Control Voltage $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	7.4 7.3	8	8.6 8.7	V
V_{dis}	Discharge Saturation Voltage ($I_{dis} = 80mA$) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		0.09	1.6 2.0	V
V_{OL}	Low Level Output Voltage ($I_{sink} = 50mA$) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1.2	2 2.8	V
V_{OH}	High Level Output Voltage ($I_{source} = -10mA$) $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	10.5 10.5	11		V
V_{trig}	Trigger Voltage $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	3.2 3.1	4	4.8 4.9	V
I_{trig}	Trigger Current		10		pA
I_{TH}	Threshold Current		10		pA
V_{reset}	Reset Voltage $T_{amb} = +25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	0.4 0.3	1.1	1.5 2.0	V
I_{reset}	Reset Current		10		pA
I_{dis}	Discharge Pin Leakage Current		1	100	nA

TS556-08.TBL

DYNAMIC ELECTRICAL CHARACTERISTICS

T_{amb} = +25°C, Reset to V_{CC} (unless otherwise specified)


Symbol	Parameter	TS556C-TS556I-TS556M			Unit
		Min	Typ	Max	
	Timing Accuracy (Monostable) - (note 1) R = 10kΩ, C = 0.1μF V _{CC} = + 2V V _{CC} = + 5V V _{CC} = +12V		1 2 4		%
	Timing Shift with supply voltage variations (Monostable) R = 10kΩ, C = 0.1μF, V _{CC} = + 5V +/-1V		0.38		%/V
	Timing Shift with temperature T _{min.} ≤ T _{amb} ≤ T _{max.} , V _{CC} = + 5V		75		ppm/°C
f _{max}	Maximum astable frequency R _A = 470Ω, R _B = 200kΩ, C = 200pF, V _{CC} = + 5V		2.7		MHz
	Astable frequency accuracy - (note 2) R _A = R _B = 1kΩ to 100kΩ, C = 0.1μF V _{CC} = + 5V V _{CC} = + 12V		3 3		%
	Timing Shift with supply voltage variations (Astable mode) R _A = R _B = 1kΩ to 100kΩ, C = 0.1μF, V _{CC} = 5 to+ 12V		0.1		%/V
t _r	Output Rise Time (V _{CC} = + 5V, C _{load} = 10pF)		25		ns
t _f	Output Fall Time (V _{CC} = + 5V, C _{load} = 10pF)		20	-	ns
t _{pd}	Trigger Propagation Delay (V _{CC} = + 5V)		100		ns
t _{rpw}	Minimum Reset Pulse Width (V _{trig} = + 5V)		350		ns

Notes : 1. See Figure 2
2. See Figure 4

TS556-09 TBL

TYPICAL CHARACTERISTICS

Figure 1 : Supply Current (each timer) versus Supply Voltage




APPLICATION INFORMATION

MONOSTABLE OPERATION

In the monostable mode, the timer functions as a one-shot. Referring to figure 2 the external capacitor is initially held discharged by a transistor inside the timer.

Figure 2



The circuit triggers on a negative-going input signal when the level reaches 1/3 V_{CC}. Once triggered, the circuit remains in this state until the set time has elapsed, even if it is triggered again during this interval. The duration of the output HIGH state is given by $t = 1.1 R \times C$.

Notice that since the charge rate and the threshold level of the comparator are both directly proportional to supply voltage, the timing interval is independent of supply. Applying a negative pulse simultaneously to the Reset terminal (pin 4 or 10) and the Trigger terminal (pin 2 or 8) during the timing cycle discharges the external capacitor and causes the cycle to start over. The timing cycle now starts on the positive edge of the reset pulse. During the time the reset pulse is applied, the output is driven to its LOW state.


When a negative trigger pulse is applied to the trigger terminal, the flip-flop is set, releasing the short circuit across the external capacitor and driving the output HIGH. The voltage across the capacitor increases exponentially with the time constant $\tau = R \times C$.

When the voltage across the capacitor equals 2/3 V_{CC}, the comparator resets the flip-flop which then discharges the capacitor rapidly and drives the output to its LOW state.

Figure 3 shows the actual waveforms generated in this mode of operation.

When Reset is not used, it should be tied high to avoid any possible or false triggering.

Figure 3



ASTABLE OPERATION

When the circuit is connected as shown in figure 4 it triggers itself and free runs as a multivibrator. The external capacitor charges through R_A and R_B and discharges through R_B only. Thus the duty cycle may be precisely set by the ratio of these two resistors.

In the astable mode of operation, C charges and discharges between $1/3 V_{CC}$ and $2/3 V_{CC}$. As in the triggered mode, the charge and discharge times and therefore frequency, are independent of the supply voltage.

Figure 5 shows actual waveforms generated in this

mode of operation.

The charge time (output HIGH) is given by :

$$t_1 = 0.693 (R_A + R_B) C$$

and the discharge time (output LOW) by :

$$t_2 = 0.693 (R_B) C$$

Thus the total period T is given by :

$$T = t_1 + t_2 = 0.693 (R_A + 2R_B) C$$

The frequency of oscillation is then :

$$f = \frac{1}{T} = \frac{1.44}{(R_A + 2R_B)C}$$

The duty cycle is given by : $D = \frac{R_B}{R_A + 2R_B}$

Figure 4






Figure 5



INPUT/OUTPUT RAIL-TO-RAIL DUAL CMOS OPERATIONAL AMPLIFIERS (WITH STANDBY POSITION)


TENTATIVE DATA

- RAIL TO RAIL INPUT AND OUTPUT VOLTAGE RANGE
- SINGLE POWER SUPPLY OPERATION FROM 2.7V TO 16V
- GAIN BANDWIDTH PRODUCT OF 1MHz
- LOW SUPPLY CURRENT : 350µA/Ampli
- EXTREMELY LOW INPUT BIAS CURRENT 1pA TYP
- LOW IMPEDANCE 100Ω DRIVING CAPABILITY
- SLEW RATE : 1V/µs
- LOW NOISE : 40nV/√Hz
- ESD INTERNAL PROTECTION DIODES
- LOW INPUT OFFSET VOLTAGE : 1.5mV max.
- STANDBY POSITION : REDUCED CONSUMPTION (800nA/amp) AND TRISTATE OUTPUTS


ORDER CODES

Part Number	Temperature Range	Package	
		N	D
TS902C/AC/BC	0, +70°C	•	•
TS902I/AI/BI	-40, +105°C	•	•
TS902M/AM/BM	-55, +125°C	•	•

902-01.TBL

PIN CONNECTIONS (top view)

DESCRIPTION

The TS902 is a Rail-to-Rail dual CMOS operational amplifier designed to operate with single or dual supply voltage.

The input voltage range V_{icm} includes the two supply rails V_{CC}^+ and V_{CC}^- .


The output reaches ($V_{CC}^- + 50mV$; $V_{CC}^+ - 50mV$) with $R_L = 10k\Omega$ and ($V_{CC}^- + 650mV$; $V_{CC}^+ - 650mV$) with $R_L = 600\Omega$.

This product offers a broad supply voltage operating range from 2.7V to 16V and a supply current of only 350µA/amp. ($V_{CC} = 10V$).


Source and sink output capability is typically 80mA (at $V_{CC} = \pm 5V$), fixed by an internal limitation circuit.

The TS902 can be put in STANDBY position by connecting the pin 1 to V_{CC}^- (only 800nA/amp and tristate outputs).

SCHEMATIC DIAGRAM (1/2 TS902)



STANDBY POSITION



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
V _{CC+}	Supply Voltage - (note 1)	18	V	
V _{id}	Differential Input Voltage - (note 2)	±18	V	
V _i	Input Voltage - (note 3)	-0.3 to 18	V	
I _{in}	Current on Inputs	±50	mA	
I _o	Current on Outputs	±130	mA	
T _{oper}	Operating Ambient Temperature Range	TS902C/AC/BC TS902I/AI/BI TS902M/AM/BM	0 to +70 -40 to +105 -55 to +125	°C
T _{stg}	Storage Temperature	-65 to +150	°C	

- Notes :**
1. All voltage values, except differential voltage are with respect to network ground terminal.
 2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of input and output voltages must never exceed V_{CC+} +0.3V.

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC}^+	Supply Voltage	2.7 to 16	V
V_{ICM}	Common Mode Input Voltage Range	$V_{CC}^- - 0.2$ to $V_{CC}^+ + 0.2$	V

ELECTRICAL CHARACTERISTICS

$V_{CC}^+ = 10V$, $V_{CC}^- = 0V$, pin 1 not connected, $T_{amb} = 25^\circ C$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{io}	Input Offset Voltage				mV
		TS902 TS902A TS902B		12 5 1.5	
I_{io}	Input Offset Current - (note 1)		1	100	pA
I_{ib}	Input Bias Current - (note 1)		1	150	pA
I_{CC}	Supply Current (per amplifier) $A_V = 1$, no load		350	450	μA
V_{ICM}	Input Common Mode Voltage Range		-0.2 to +10.2		V
CMR	Common Mode Rejection Ratio $V_{ic} = 3$ to $7V$, $V_o = 5V$ $V_{ic} = 0$ to $10V$, $V_o = 5V$		100		dB
			85		
SVR	Supply Voltage Rejection Ratio $V_{CC}^- = 6$ to $10V$, $V_o = 5V$		70		dB
A_{vd}	Large Signal Voltage Gain $R_L = 10k\Omega$	10	20		V/mV
V_{OH}	High Level Output Voltage $V_{id} = 100mV$	$R_L = 100k\Omega$	9.95		V
		$R_L = 10k\Omega$	9.85	9.95	
		$R_L = 600\Omega$	9.2	9.35	
		$R_L = 100\Omega$		8	
V_{OL}	Low Level Output Voltage $V_{id} = -100mV$	$R_L = 100k\Omega$		50	mV
		$R_L = 10k\Omega$		150	
		$R_L = 600\Omega$		800	
		$R_L = 100\Omega$		2100	
I_o	Output Short Circuit Current $V_{id} = \pm 100mV$	Source ($V_o = 0V$) Sink ($V_o = V_{CC}^-$)	90 80		mA
GBP	Gain Bandwidth Product $A_{VCL} = 100$, $R_L = 10k\Omega$, $C_L = 100pF$, $f = 100kHz$		1		MHz
SR	Slew Rate $A_{VCL} = 1$, $R_L = 10k\Omega$, $C_L = 100pF$, $V_{in} = 2.5V$ to $7.5V$		1		V/ μs
ϕ_m	Phase Margin		30		Degrees
e_n	Equivalent Input Noise Voltage ($R_s = 100\Omega$, $f = 1kHz$)		40		$\frac{nV}{\sqrt{Hz}}$
THD	Total Harmonic Distortion $A_{VCL} = 1$, $R_L = 10k\Omega$, $C_L = 100pF$, $V_i = 4.75V$ to $5.25V$		0.024		%
C_{in}	Input Capacitance		1.5		pF
V_{O1}/V_{O2}	Channel Separation ($f = 1kHz$)		120		dB
$I_{CC\ STB}$	Supply Current (per amplifier) in standby position (pin 1 connected to V_{CC}^-)		800		nA

Note 1 : Maximum values including unavoidable inaccuracies of the industrial test.

0102.014 TR1

ELECTRICAL CHARACTERISTICS

$V_{CC}^+ = 3V$, $V_{CC}^- = 0V$, pin 1 not connected, $T_{amb} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{io}	Input Offset Voltage TS912 TS912A TS912B			12 5 1.5	mV
I_{io}	Input Offset Current - (note 1)		1	100	pA
I_{ib}	Input Bias Current - (note 1)		1	150	pA
I_{CC}	Supply Current (per amplifier) $A_V = 1$, no load		170	230	μA
V_{icm}	Input Common Mode Voltage Range		-0.2 to +3.2		V
CMR	Common Mode Rejection Ratio $V_{ic} = 0$ to 3V, $V_o = 1.5V$		60		dB
SVR	Supply Voltage Rejection Ratio $V_{CC}^+ = 2.7$ to 3.3V, $V_o = 1.5V$		60		dB
A_{vd}	Large Signal Voltage Gain $R_L = 10k\Omega$	3	5		V/mV
V_{OH}	High Level Output Voltage $V_{id} = 100mV$ $R_L = 100k\Omega$ $R_L = 10k\Omega$ $R_L = 600\Omega$ $R_L = 100\Omega$	2.95 2.9 2.2	2.96 2.6 2		V
V_{OL}	Low Level Output Voltage $V_{id} = -100mV$ $R_L = 100k\Omega$ $R_L = 10k\Omega$ $R_L = 600\Omega$ $R_L = 100\Omega$		50 350 900	50 100 600	mV
I_o	Output Short Circuit Current $V_{id} = \pm 100mV$ Source ($V_o = 0V$) Sink ($V_o = V_{CC}^+$)		30 30		mA
GBP	Gain Bandwidth Product $A_{VCL} = 100$, $R_L = 10k\Omega$, $C_L = 100pF$, $f = 100kHz$		0.6		MHz
SR	Slew Rate $A_{VCL} = 1$, $R_L = 10k\Omega$, $C_L = 100pF$, $V_{in} = 2.5V$ to 7.5V		0.4		V/ μs
ϕ_m	Phase Margin		12		Degrees
$I_{CC\ STB}$	Supply Current (per amplifier) in standby position (pin 1 connected to V_{CC})		700		nA


Note 1 : Maximum values including unavoidable inaccuracies of the industrial test.

902-05.TBL

INPUT/OUTPUT RAIL-TO-RAIL DUAL CMOS OPERATIONAL AMPLIFIERS

TENTATIVE DATA

- RAIL TO RAIL INPUT AND OUTPUT VOLTAGE RANGE
- SINGLE POWER SUPPLY OPERATION FROM 2.7V TO 16V
- GAIN BANDWIDTH PRODUCT OF 1MHz
- LOW SUPPLY CURRENT : 350µA/Ampli
- EXTREMELY LOW INPUT BIAS CURRENT 1pA TYP
- LOW IMPEDANCE 100Ω DRIVING CAPABILITY
- SLEW RATE : 1V/µs
- LOW NOISE : 40nV/√Hz
- ESD INTERNAL PROTECTION DIODES
- LOW INPUT OFFSET VOLTAGE : 1.5mV max.



ORDER CODES

Part Number	Temperature Range	Package
		N
TS912C/AC/BC	0, +70°C	•
TS912I/AI/BI	-40, +105°C	•
TS912M/AM/BM	-55, +125°C	•

912-01.TBL

DESCRIPTION

The TS912 is a Rail-to-Rail dual CMOS operational amplifier designed to operate with single or dual supply voltage.


The input voltage range V_{icm} includes the two supply rails V_{CC}^+ and V_{CC}^- .

The output reaches ($V_{CC}^- + 50mV$; $V_{CC}^+ - 50mV$) with $R_L = 10k\Omega$ and ($V_{CC}^- + 650mV$; $V_{CC}^+ - 650mV$) with $R_L = 600\Omega$.


This product offers a broad supply voltage operating range from 2.7V to 16V and a supply current of only 350µA/amp. ($V_{CC} = 10V$).

Source and sink output capability is typically 80mA (at $V_{CC} = \pm 5V$), fixed by an internal limitation circuit.

PIN CONNECTIONS (top view)



SCHEMATIC DIAGRAM (1/2 TS912)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}^+	Supply Voltage - (note 1)	18	V
V_{id}	Differential Input Voltage - (note 2)	± 18	V
V_i	Input Voltage - (note 3)	-0.3 to 18	V
I_{in}	Current on Inputs	± 50	mA
I_o	Current on Outputs	± 130	mA
T_{oper}	Operating Free Air Temperature Range	TS912C/AC/BC TS912I/AI/BI TS912M/AM/BM 0 to +70 -40 to +105 -55 to +125	$^{\circ}C$
T_{stg}	Storage Temperature	-65 to +150	$^{\circ}C$

- Notes :**
1. All voltage values, except differential voltage are with respect to network ground terminal.
 2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of input and output voltages must never exceed $V_{CC}^+ + 0.3V$.

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC}^+	Supply Voltage	2.7 to 16	V
V_{icm}	Common Mode Input Voltage Range	$V_{CC}^- - 0.2$ to $V_{CC}^+ + 0.2$	V

ELECTRICAL CHARACTERISTICS
 $V_{CC}^+ = 10V$, $V_{CC}^- = 0V$, $T_{amb} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{io}	Input Offset Voltage TS912 TS912A TS912B			12 5 1.5	mV
I_{io}	Input Offset Current - (note 1)		1	100	pA
I_{ib}	Input Bias Current - (note 1)		1	150	pA
I_{CC}	Supply Current (per amplifier) $A_V = 1$, no load		350	450	μA
V_{icm}	Input Common Mode Voltage Range		-0.2 to +10.2		V
CMR	Common Mode Rejection Ratio $V_{ic} = 3$ to $7V$, $V_o = 5V$ $V_{ic} = 0$ to $10V$, $V_o = 5V$		100 85		dB
SVR	Supply Voltage Rejection Ratio $V_{CC}^+ = 6$ to $10V$, $V_o = 5V$		70		dB
A_{vd}	Large Signal Voltage Gain $R_L = 10k\Omega$	10	40		V/mV
V_{OH}	High Level Output Voltage $V_{id} = 100mV$	$R_L = 100k\Omega$ 9.95 $R_L = 10k\Omega$ 9.85 $R_L = 600\Omega$ 9.2 $R_L = 100\Omega$	9.95 9.95 9.35 8		V
V_{OL}	Low Level Output Voltage $V_{id} = -100mV$	$R_L = 100k\Omega$ $R_L = 10k\Omega$ $R_L = 600\Omega$ $R_L = 100\Omega$	50 650 2100	50 150 800	mV
I_o	Output Short Circuit Current $V_{id} = \pm 100mV$	Source ($V_o = 0V$) Sink ($V_o = V_{CC}^+$)	90 80		mA
GBP	Gain Bandwidth Product $A_{VCL} = 100$, $R_L = 10k\Omega$, $C_L = 100pF$, $f = 100kHz$		1		MHz
SR	Slew Rate $A_{VCL} = 1$, $R_L = 10k\Omega$, $C_L = 100pF$, $V_{in} = 2.5V$ to $7.5V$		1		V/ μs
ϕ_m	Phase Margin		30		Degrees
e_n	Equivalent Input Noise Voltage ($R_S = 100\Omega$, $f = 1kHz$)		40		nV \sqrt{Hz}
THD	Total Harmonic Distortion $A_{VCL} = 1$, $R_L = 10k\Omega$, $C_L = 100pF$, $V_i = 4.75V$ to $5.25V$		0.024		%
C_{in}	Input Capacitance		1.5		pF
V_{O1}/V_{O2}	Channel Separation ($f = 1kHz$)		120		dB

Note 1 : Maximum values including unavoidable inaccuracies of the industrial test.

912-04.TBL

ELECTRICAL CHARACTERISTICS

$V_{CC^+} = 3V$, $V_{CC^-} = 0V$, $T_{amb} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{io}	Input Offset Voltage TS912 TS912A TS912B			12 5 1.5	mV
I_{io}	Input Offset Current - (note 1)		1	100	pA
I_{ib}	Input Bias Current - (note 1)		1	150	pA
I_{CC}	Supply Current (per amplifier) $A_V = 1$, no load		170	230	μA
V_{icm}	Input Common Mode Voltage Range		-0.2 to +3.2		V
CMR	Common Mode Rejection Ratio $V_{ic} = 0$ to $3V$, $V_o = 1.5V$		60		dB
SVR	Supply Voltage Rejection Ratio $V_{CC^+} = 2.7$ to $3.3V$, $V_o = 1.5V$		60		dB
A_{vd}	Large Signal Voltage Gain $R_L = 10k\Omega$	3	5		V/mV
V_{OH}	High Level Output Voltage $V_{id} = 100mV$	$R_L = 100k\Omega$ 2.95 $R_L = 10k\Omega$ 2.9 $R_L = 600\Omega$ 2.2 $R_L = 100\Omega$	2.96 2.6 2		V
V_{OL}	Low Level Output Voltage $V_{id} = -100mV$	$R_L = 100k\Omega$ 50 $R_L = 10k\Omega$ 350 $R_L = 600\Omega$ 900 $R_L = 100\Omega$		50 100 600	mV
I_o	Output Short Circuit Current $V_{id} = \pm 100mV$	Source ($V_o = 0V$) Sink ($V_o = V_{CC^+}$)	30 30		mA
GBP	Gain Bandwidth Product $A_{VCL} = 100$, $R_L = 10k\Omega$, $C_L = 100pF$, $f = 100kHz$		0.6		MHz
SR	Slew Rate $A_{VCL} = 1$, $R_L = 10k\Omega$, $C_L = 100pF$, $V_{in} = 2.5V$ to $7.5V$		0.4		V/ μs
ϕ_m	Phase Margin		12		Degrees


Note 1 : Maximum values including unavoidable inaccuracies of the industrial test.

912-05.TBL

**WIDE BANDWIDTH AND BIPOLAR INPUTS
 SINGLE OPERATIONAL AMPLIFIERS**

PRELIMINARY DATA

- LOW DISTORTION
- GAIN BANDWIDTH PRODUCT : 150MHz
- UNITY GAIN STABLE
- SLEW RATE : 190V/ μ s
- VERY FAST SETTLING TIME : 20ns (0.1%)


DESCRIPTION:

The TSH150 is a wideband monolithic operational amplifier, internally compensated for unity-gain stability.


Low noise and low distortion, wide bandwidth and high linearity make this amplifier suitable for RF and video applications. Short circuit protection is provided by an internal current-limiting circuit.

The TSH150 has internal electrostatic discharge (ESD) protection circuits and fulfills MILSTD833C-Class2.


ORDER CODES

Part Number	Temperature Range	Package	
		N	D
TSH150C	0°C, 70°C	•	•
TSH150I	-40°C, 105°C	•	•
TSH150M	-55°C, 125°C	•	•

150-01 TBL


PIN CONNECTIONS (top view)


SCHEMATIC DIAGRAM



150-02.EPS

INPUT OFFSET VOLTAGE NULL CIRCUIT



150-03.EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
V_{CC}	Supply Voltage	± 7	V	
V_{id}	Differential Input Voltage	± 5	V	
V_i	Input Voltage Range	± 5	V	
I_{in}	Current On Inputs Current On Offset Null Pins	± 50 ± 20	mA	
T_{oper}	Operating Free-Air Temperature Range	TSH150C TSH150I TSH150M	0 to +70 -40 to +105 -55 to +125	$^{\circ}C$
T_{stg}	Storage Temperature Range	-65 to 150	$^{\circ}C$	

150-02.TBL

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	± 3 to ± 6	V
V_{ic}	Common Mode Input Voltage Range	$V_{CC} + 2$ to $V_{CC} + -1$	V

150-03.TBL

ELECTRICAL CHARACTERISTICS

 $V_{CC} = \pm 5V$, $T_{amb} = 25^{\circ}C$ (unless otherwise specified)


Symbol	Parameter	TSH150C, I, M			Unit
		Min.	Typ.	Max.	
V_{io}	Input Offset Voltage		0.15	5	mV
DV_{io}	Input Offset Voltage Drift $T_{min} \leq T_{amb} \leq T_{max}$		10		$\mu V/^{\circ}C$
I_{ib}	Input Bias Current		5	30	μA
I_{io}	Input Offset Current		0.1	2	μA
I_{CC}	Supply Current, no load				mA
	$V_{CC} = \pm 5V$		23	30	
	$V_{CC} = \pm 3V$		21	28	
	$V_{CC} = \pm 6V$		25	40	
A_{vd}	Large Signal Voltage Gain $V_o = \pm 2.5V$				V/V
	$R_L = \infty$	800	1300		
	$R_L = 100\Omega$	300	850		
	$R_L = 50\Omega$	200	650		
V_{icm}	Input Common Mode Voltage Range	-3 to +4	-3.5 to +4.5		V
CMR	Common Mode Rejection Ratio $V_{ic} = V_{icm \text{ min.}}$	60	100		dB
SVR	Supply Voltage Rejection Ratio $V_{CC} = \pm 5V$ to $\pm 3V$	50	70		dB
V_o	Output Voltage				V
	$R_L = 100\Omega$	± 3	+3.5 -3.7		
	$R_L = 50\Omega$	± 2.8	+3.3 -3.5		
I_o	Output Short Circuit Current $V_{id} = \pm 1V$, $V_o = 0V$	± 50	± 100		mA
GBP	Gain Bandwidth Product $A_v = 100$, $R_L = 100\Omega$, $C_L = 15pF$, $f = 7.5MHz$		150		MHz
SR	Slew Rate $V_{in} = \pm 2V$, $A_v = 1$, $R_L = 100\Omega$, $C_L = 15pF$	100	190		V/ μs
e_n	Equivalent Input Voltage Noise $R_S = 10\Omega$				$\frac{nV}{\sqrt{Hz}}$
	$f = 1kHz$		6.5		
	$f = 10kHz$		6.3		
	$f = 100kHz$		6.2		
	$f = 1MHz$		6.1		
	$R_S = 50\Omega$				
	$f_o = 1kHz$		7		
	$f_o = 10kHz$		6.5		
	$f_o = 100kHz$		6.2		
	$f_o = 1MHz$		5.5		
K_{ov}	Overshoot $V_{in} = \pm 2V$, $A_v = 1$, $R_L = 100\Omega$, $C_L = 15pF$		10		%
t_s	Settling Time 0.1% - (note 1) $V_{in} = \pm 1V$, $A_v = -1$		20		ns
t_r , t_f	Rise and Fall Time - (note 1) $V_{in} = \pm 100mV$, $A_v = 2$		3.5		ns
t_d	Delay Time - (note 1) $V_{in} = \pm 100mV$, $A_v = 2$		2.5		ns
ϕ_m	Phase Margin $A_v = 2$, $R_L = 100\Omega$, $C_L = 15pF$		42		Degrees
THD	Total Harmonic Distortion $A_v = 10$, $f = 1kHz$, $V_o = \pm 2.5V$, no load		0.02		%
FPB	Full Power Bandwidth - (note 2) $V_o = 5V_{pp}$, $R_L = 100\Omega$ $V_o = 2V_{pp}$, $R_L = 100\Omega$		12 30		MHz

Note 1 : See test waveform figure


Note 2 : Full power bandwidth = $\frac{SR}{\pi V_{opp}}$

150-03.TBL

TEST WAVEFORM



EVALUATION CIRCUIT



PRINTED CIRCUIT LAYOUT

As for any high frequency device, a few rules must be observed when designing the PCB to get the best performance from your high speed op amp.

From the most to the least important points :

- Each power supply lead has to be bypassed to ground with a 1nF ceramic capacitor very close to the device and a 10uF tantalum capacitor.
- To provide low inductance and low resistance common return, use a ground plane or common point return for power and signal.
- All leads must be wide and as short as possible especially for op amp inputs. This is in order to decrease parasitic capacitor and inductance.
- Use small resistor values to decrease time constant with parasitic capacitor. Be aware on TSH150 device of the I_{io} error and input noise currents with high feedback resistor values.
- Choose component sizes as small as possible (SMD).
- On output, decrease capacitor load so as to avoid circuit stability being degraded which may cause oscillation. You can also add a serial resistor in order to minimise its influence.
- One can add in parallel with feedback resistor a few pF ceramic capacitor C_F adjusted to optimize the settling time.

**WIDE BANDWIDTH AND MOS INPUTS
 SINGLE OPERATIONAL AMPLIFIERS**

PRELIMINARY DATA

- LOW DISTORTION
- GAIN BANDWIDTH PRODUCT : 150MHz
- UNITY GAIN STABLE
- SLEW RATE : 200V/μs
- VERY FAST SETTLING TIME : 70ns (0.1%)
- VERY HIGH INPUT IMPEDANCE


DESCRIPTION:

The TSH151 is a wideband monolithic operational amplifier, internally compensated for unity-gain stability.

The TSH151 features extremely high input impedance (typically greater than $10^{12}\Omega$) allowing direct interfacing with high impedance sources.


Low distortion, wide bandwidth and high linearity make this amplifier suitable for RF and video applications. Short circuit protection is provided by an internal current-limiting circuit.

The TSH151 has internal electrostatic discharge (ESD) protection circuits and fulfills MILSTD833C-Class2.


ORDER CODES


Part Number	Temperature Range	Package	
		N	D
TSH151C	0°C, 70°C	•	•
TSH151I	-40°C, 105°C	•	•
TSH151M	-55°C, 125°C	•	•

151-01.TBL

PIN CONNECTIONS (top view)



151-01.EPS

SCHEMATIC DIAGRAM



151-02.EPS

INPUT OFFSET VOLTAGE NULL CIRCUIT



151-03.EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	± 7	V
V_{id}	Differential Input Voltage	± 5	V
V_i	Input Voltage Range	± 5	V
I_{in}	Current On Offset Null Pins	± 20	mA
T_{oper}	Operating Free-Air Temperature Range	TSH151C 0°C, 70°C TSH151I -40°C, 105°C TSH151M -55°C, 125°C	°C

151-02 TRI

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	± 3 to ± 6	V
V_{ic}	Common Mode Input Voltage Range	V_{CC}^- to $V_{CC}^+ - 3$	V

151-03 TRI

ELECTRICAL CHARACTERISTICS

 $V_{CC} = \pm 5V$, $T_{amb} = 25^{\circ}C$ (unless otherwise specified)


Symbol	Parameter	TSH151C, I, M			Unit
		Min.	Typ.	Max.	
V_{io}	Input Offset Voltage		0.15	10	mV
DV_{io}	Input Offset Voltage Drift $T_{min} \leq T_{amb} \leq T_{max}$		10		$\mu V/^{\circ}C$
I_{ib}	Input Bias Current		25	300	pA
I_{io}	Input Offset Current		5	40	pA
I_{CC}	Supply Current, no load				mA
	$V_{CC} = \pm 5V$		23	30	
	$V_{CC} = \pm 3V$		21	28	
	$V_{CC} = \pm 6V$		25	40	
A_{vd}	Large Signal Voltage Gain $V_o = \pm 2.5V$				V/V
	$R_L = \infty$	800	1300		
	$R_L = 100\Omega$	300	850		
	$R_L = 50\Omega$	200	650		
V_{icm}	Input Common Mode Voltage Range	-5 to +2	-5.5 to +2.5		V
CMR	Common Mode Rejection Ratio $V_{ic} = V_{icm\ min.}$	60	100		dB
SVR	Supply Voltage Rejection Ratio $V_{CC} = \pm 5V$ to $\pm 3V$				dB
		50	70		
V_o	Output Voltage $R_L = 100\Omega$	± 3	+3.5 -3.7		V
	$R_L = 50\Omega$	± 2.8	+3.3 -3.5		
I_o	Output Short Circuit Current $V_{id} = \pm 1V$, $V_o = 0V$	± 50	± 100		mA
GBP	Gain Bandwidth Product $A_v = 100$, $R_L = 100\Omega$, $C_L = 15pF$, $f = 7.5MHz$		150		MHz
SR	Slew Rate $V_{in} = \pm 2V$, $A_v = 1$, $R_L = 100\Omega$, $C_L = 15pF$	100	200		V/ μs
e_n	Equivalent Input Voltage Noise $R_S = 10\Omega$				$\frac{nV}{\sqrt{Hz}}$
	$f = 1kHz$		19.5		
	$f = 10kHz$		18		
	$f = 100kHz$		18		
	$f = 1MHz$		18		
	$R_S = 50\Omega$				
	$f_o = 1kHz$		20		
	$f_o = 10kHz$		18.2		
	$f_o = 100kHz$		18.1		
	$f_o = 1MHz$		18.2		
K_{ov}	Overshoot $V_{in} = \pm 2V$, $A_v = 1$, $R_L = 100\Omega$, $C_L = 15pF$		10		%
t_s	Settling Time 0.1% - (note 1) $V_{in} = \pm 1V$, $A_v = -1$		70		ns
t_r , t_f	Rise and Fall Time - (note 1) $V_{in} = \pm 100mV$, $A_v = 2$		5		ns
t_d	Delay Time - (note 1) $V_{in} = \pm 100mV$, $A_v = 2$		4		ns
ϕ_m	Phase Margin $A_v = 2$, $R_L = 100\Omega$, $C_L = 15pF$		42		Degrees
THD	Total Harmonic Distortion $A_v = 10$, $f = 1KHz$, $V_o = \pm 2.5V$, no load		0.02		%
FPB	Full Power Bandwidth - (note 2) $V_o = 5V_{pp}$, $R_L = 100\Omega$ $V_o = 2V_{pp}$, $R_L = 100\Omega$		13 32		MHz

Note 1 : See test waveform figure


Note 2 : Full power bandwidth = $\frac{SR}{\pi V_{opp}}$

151-04.TBL

TEST WAVEFORM



EVALUATION CIRCUIT



PRINTED CIRCUIT LAYOUT

As for any high frequency device, a few rules must be observed when designing the PCB to get the best performance from your high speed op amp.

From the most to the least important points :


- Each power supply lead has to be bypassed to ground with a 1nF ceramic capacitor very close to the device and a 10uF tantalum capacitor.
- To provide low inductance and low resistance common return, use a ground plane or common point return for power and signal.
- All leads must be wide and as short as possible especially for op amp inputs. This is in order to decrease parasitic capacitor and

inductance.

- Use small resistor values to decrease time constant with parasitic capacitor.
- Choose component sizes as small as possible (SMD).
- On output, decrease capacitor load so as to avoid circuit stability being degraded which may cause oscillation. One can also add a serial resistor in order to minimise its influence.
- One can add in parallel with feedback resistor a few pF ceramic capacitor C_F adjusted to optimize the settling time.

MICROPOWER DUAL CMOS VOLTAGE COMPARATORS

- PUSH-PULL CMOS OUTPUT (NO EXTERNAL PULL-UP RESISTOR REQUIRED)
- EXTREMELY LOW SUPPLY CURRENT :
9 μ A TYP / COMPARATOR
- WIDE SINGLE SUPPLY RANGE (3V TO 16V)
OR DUAL SUPPLIES (± 1.5 V TO ± 8 V)
- EXTREMELY LOW INPUT BIAS CURRENT :
1pA TYP
- EXTREMELY LOW INPUT OFFSET
CURRENT : 1pA TYP
- INPUT COMMON-MODE VOLTAGE RANGE
INCLUDES GND
- BUILT-IN ESD PROTECTION
- HIGH INPUT IMPEDANCE : $10^{12}\Omega$ TYP
- FAST RESPONSE TIME : 2 μ s TYP FOR
5mV OVERDRIVE
- PIN-TO-PIN AND FUNCTIONALLY
COMPATIBLE WITH BIPOLAR LM393



ORDER CODES

Part Number	Temperature Range	Package	
		N	D
TS3702C	0°C, +70°C	●	●
TS3702I	-40°C, +105°C	●	●
TS3702M	-55°C, +125°C	●	●

Example : TS3702CN


3702-01.TBL

DESCRIPTION


The TS3702 is a micropower CMOS dual voltage comparator with extremely low consumption of 9 μ A typ / comparator (20 times less than bipolar LM393). The push-pull CMOS output stage allows power and space saving by eliminating the external pull-up resistor required by usual open-collector output comparators.

Thus response times remain similar to the LM393.

PIN CONNECTIONS (top view)



SCHEMATIC DIAGRAM (for 1/2 TS3702)



3702-02.EPS

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}^+	Supply Voltage - (note 1)	18	V
V_{id}	Differential Input Voltage - (note 2)	± 18	V
V_i	Input Voltage - (note 3)	18	V
V_o	Output Voltage	18	V
I_o	Output Current	20	mA
T_{oper}	Operating Free-Air Temperature Range	TS3702C TS3702I TS3702M	$^{\circ}C$
T_{stg}	Storage Temperature Range	-65 to +150	$^{\circ}C$

- Notes :**
1. All voltage values, except differential voltage, are with respect to network ground terminal.
 2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input and the output voltages must never exceed the magnitude of the positive supply voltage.
 4. Short circuit from outputs to V_{CC}^+ can cause excessive heating and eventual destruction.

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC}^+	Supply Voltage	TS3702C,I TS3702M	V
V_{icm}	Common Mode Input Voltage Range	0 to $V_{CC}^+ - 1.5$	V

ELECTRICAL CHARACTERISTICS

$V_{CC}^+ = 5V$, $V_{CC}^- = 0V$, $T_{amb} = 25^\circ C$ (unless otherwise specified)


Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{io}	Input Offset Voltage $V_{ic} = V_{icm\ min.}$, $V_{CC}^+ = 5V$ to $10V$ - (note 1) $T_{min.} \leq T_{amb} \leq T_{max.}$		1.2	5 6.5	mV
i_{io}	Input Offset Current - (note 2) $V_{ic} = 2.5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	300	pA
i_{ib}	Input Bias Current - (note 2) $V_{ic} = 2.5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	600	pA
V_{icm}	Input Common Mode Voltage Range $T_{min.} \leq T_{amb} \leq T_{max.}$	0 to $V_{CC}^+ - 1.2$ 0 to $V_{CC}^+ - 1.5$			V
CMR	Common-mode Rejection Ratio $V_{ic} = V_{icm\ min.}$		82		dB
SVR	Supply Voltage Rejection Ratio $V_{CC}^+ = +5V$ to $+10V$		90		dB
V_{OH}	High Level Output Current $V_{id} = 1V$, $I_{OH} = -4mA$ $T_{min.} \leq T_{amb} \leq T_{max.}$	4.5 4.3	4.7		V
V_{OL}	Low Level Output Voltage $V_{id} = -1V$, $I_{OL} = 4mA$ $T_{min.} \leq T_{amb} \leq T_{max.}$		220	300 375	mV
I_{CC}	Supply Current (4 comparators) No load - Outputs low $T_{min.} \leq T_{amb} \leq T_{max.}$		18	40 50	μA
t_{PLH}	Response Time Low to High $V_{ic} = 0V$, $f = 10kHz$, $C_L = 50pF$, Overdrive = 5mV Overdrive = 10mV Overdrive = 20mV Overdrive = 40mV TTL Input		1.5 1.1 0.9 0.7 0.6		μs
t_{PHL}	Response Time High to Low $V_{ic} = 0V$, $f = 10kHz$, $C_L = 50pF$, Overdrive = 5mV Overdrive = 10mV Overdrive = 20mV Overdrive = 40mV TTL Input		2.2 1.6 1.1 0.75 0.17		μs
t_f	Fall time $f = 10kHz$, $C_L = 50pF$, Overdrive 50mV		30		ns

Note : 1. The specified offset voltage is the maximum value required to drive the output up to 4.5V or down to 0.3V.
2. Maximum values including unavoidable inaccuracies of the industrial test.

3702-04.TBL

MICROPOWER QUAD CMOS VOLTAGE COMPARATORS

- PUSH-PULL CMOS OUTPUT (NO EXTERNAL PULL-UP RESISTOR REQUIRED)
- EXTREMELY LOW SUPPLY CURRENT : 9 μ A TYP / COMPARATOR
- WIDE SINGLE SUPPLY RANGE (3V TO 16V) OR DUAL SUPPLIES (± 1.5 V TO ± 8 V)
- EXTREMELY LOW INPUT BIAS CURRENT : 1pA TYP
- EXTREMELY LOW INPUT OFFSET CURRENT : 1pA TYP
- INPUT COMMON-MODE VOLTAGE RANGE INCLUDES GND
- BUILT-IN ESD PROTECTION
- HIGH INPUT IMPEDANCE : 10¹² Ω TYP
- FAST RESPONSE TIME : 2 μ s TYP FOR 5mV OVERDRIVE
- PIN-TO-PIN AND FUNCTIONALLY COMPATIBLE WITH BIPOLAR LM339



ORDER CODES

Part Number	Temperature Range	Package	
		N	D
TS3704C	0°C, +70°C	●	●
TS3704I	-40°C, +105°C	●	●
TS3704M	-55°C, +125°C	●	●

Example : TS3704CN


374-01.TRI

DESCRIPTION


The TS3704 is a micropower CMOS quad voltage comparator with extremely low consumption of 9 μ A typ / comparator (20 times less than bipolar LM339). The push-pull CMOS output stage allows power and space saving by eliminating the external pull-up resistor required by usual open-collector output comparators.

Thus response times remain similar to the LM339.

PIN CONNECTIONS (top view)



SCHEMATIC DIAGRAM (for 1/4 TS3704)



3704-02.EPS

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}^+	Supply Voltage - (note 1)	18	V
V_{id}	Differential Input Voltage - (note 2)	± 18	V
V_i	Input Voltage - (note 3)	18	V
V_o	Output Voltage	18	V
I_o	Output Current	20	mA
T_{oper}	Operating Free-Air Temperature Range	TS3704C 0 to +70 TS3704I -40 to +105 TS3704M -55 to +125	$^{\circ}C$
T_{stg}	Storage Temperature Range	-65 to +150	$^{\circ}C$

- Notes :**
1. All voltage values, except differential voltage, are with respect to network ground terminal.
 2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.
 3. The magnitude of the input and the output voltages must never exceed the magnitude of the positive supply voltage.
 4. Short circuit from outputs to V_{CC}^+ can cause excessive heating and eventual destruction.

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC}^+	Supply Voltage	TS3704C,I 3 to 16 TS3704M 4 to 16	V
V_{icm}	Common Mode Input Voltage Range	0 to $V_{CC}^+ - 1.5$	V

ELECTRICAL CHARACTERISTICS

$V_{CC}^+ = 5V$, $V_{CC}^- = 0V$, $T_{amb} = 25^\circ C$ (unless otherwise specified)


Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{io}	Input Offset Voltage $V_{ic} = V_{ic\ min.}$, $V_{CC}^+ = 5V$ to $10V$ - (note 1) $T_{min.} \leq T_{amb} \leq T_{max.}$		1.2	5 6.5	mV
I_{io}	Input Offset Current - (note 2) $V_{ic} = 2.5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	300	pA
I_{ib}	Input Bias Current - (note 2) $V_{ic} = 2.5V$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1	600	pA
V_{icm}	Input Common Mode Voltage Range $T_{min.} \leq T_{amb} \leq T_{max.}$	0 to $V_{CC}^+ - 1.2$ 0 to $V_{CC}^+ - 1.5$			V
CMR	Common-mode Rejection Ratio $V_{ic} = V_{icm\ min.}$		78		dB
SVR	Supply Voltage Rejection Ratio $V_{CC}^+ = +5V$ to $+10V$		92		dB
V_{OH}	High Level Output Current $V_{id} = 1V$, $I_{OH} = -4mA$ $T_{min.} \leq T_{amb} \leq T_{max.}$	4.5 4.3	4.7		V
V_{OL}	Low Level Output Voltage $V_{id} = -1V$, $I_{OL} = 4mA$ $T_{min.} \leq T_{amb} \leq T_{max.}$		234	300 375	mV
I_{CC}	Supply Current (4 comparators) No load - Outputs low $T_{min.} \leq T_{amb} \leq T_{max.}$		36	80 100	μA
t_{PLH}	Response Time Low to High $V_{ic} = 0V$, $f = 10kHz$, $C_L = 50pF$,	Overdrive = 5mV Overdrive = 10mV Overdrive = 20mV Overdrive = 40mV TTL Input	1.2 1 0.9 0.8 0.7		μs
t_{PHL}	Response Time High to Low $V_{ic} = 0V$, $f = 10kHz$, $C_L = 50pF$,	Overdrive = 5mV Overdrive = 10mV Overdrive = 20mV Overdrive = 40mV TTL Input	2 1.5 0.9 0.7 0.15		μs
t_f	Fall time $f = 10kHz$, $C_L = 50pF$, Overdrive 50mV		30		ns

374-04.TBL

Note : 1. The specified offset voltage is the maximum value required to drive the output up to 4.5V or down to 0.3V.
2. Maximum values including unavoidable inaccuracies of the industrial test.

GENERAL PURPOSE SINGLE OPERATIONAL AMPLIFIERS

- LARGE INPUT VOLTAGE RANGE
- NO LATCH-UP
- HIGH GAIN
- SHORT-CIRCUIT PROTECTION
- NO FREQUENCY COMPENSATION REQUIRED
- SAME PIN CONFIGURATION AS THE UA709



DESCRIPTION

The UA741 is a high performance monolithic operational amplifier constructed on a single silicon chip. It is intended for a wide range of analog applications.


- Summing amplifier
- Voltage follower
- Integrator
- Active filter
- Function generator

The high gain and wide range of operating voltages provide superior performances in integrator, summing amplifier and general feedback applications. The internal compensation network (6dB / octave) insures stability in closed loop circuits.


Part Number	Temperature Range	Package			
		H	N	J	D
UA741C/E	0°C, +70°C	•	•	•	•
UA741I	-40°C, +105°C	•	•	•	•
UA741M/A	-55°C, +125°C	•	•	•	•

Examples : UA741CN, UA741IH

PIN CONNECTIONS (top views)



SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	UA741M-A	UA741I	UA741C-E	Unit
V_{CC}	Supply Voltage	± 22	± 22	± 22	V
V_i	Input Voltage	± 15	± 15	± 15	V
V_{id}	Differential Input Voltage	± 30	± 30	± 30	V
P_{tot}	Power Dissipation	500	500	500	mW
	Output Short-circuit Duration	Infinite			
T_{oper}	Operating Free Air Temperature Range	-55 to +125	-40 to +105	0 to +70	$^{\circ}C$
T_{stg}	Storage Temperature Range	-65 to +150	-65 to +150	-65 to +150	$^{\circ}C$


741-02.TBL

ELECTRICAL CHARACTERISTICS


$V_{CC} = \pm 15V$, $T_{amb} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{io}	Input Offset Voltage ($R_S \leq 10k\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$ UA741E,A		1	5 6	mV
			1	2 4	
I_{io}	Input Offset Current $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		2	30 70	nA
I_{ib}	Input Bias Current $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		10	100 200	nA
A_{vd}	Large Signal Voltage Gain ($V_o = \pm 10V$, $R_L = 2k\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio ($R_S \leq 10k\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	77 77	90		dB
I_{CC}	Supply Current, no load $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$		1.7	2.8 3.3	mA
V_{icm}	Input Common Mode Voltage Range $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	± 12 ± 12			V
CMR	Common Mode Rejection Ratio ($R_S \leq 10k\Omega$) $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$	70 70	90		dB
I_{os}	Output Short-circuit Current	10	25	40	mA
$\pm V_{OPP}$	Output Voltage Swing $T_{amb} = 25^{\circ}C$ $T_{min.} \leq T_{amb} \leq T_{max.}$				V
		$R_L = 10k\Omega$ $R_L = 2k\Omega$	12 10	14 13	
SR	Slew Rate ($V_i = \pm 10V$, $R_L = 2k\Omega$, $C_L = 100pF$, $T_{amb} = 25^{\circ}C$, unity gain)		0.25	0.5	V/ μs
		$R_L = 10k\Omega$ $R_L = 2k\Omega$	12 10	14 13	
t_r	Rise Time ($V_i = \pm 20mV$, $R_L = 2k\Omega$, $C_L = 100pF$, $T_{amb} = 25^{\circ}C$, unity gain)		0.3		μs
K_{OV}	Overshoot ($V_i = \pm 20mV$, $R_L = 2k\Omega$, $C_L = 100pF$, $T_{amb} = 25^{\circ}C$, unity gain)		5		%
R_i	Input Resistance	0.3	2		M Ω
GBP	Gain Bandwidth Product ($V_i = 10mV$, $R_L = 2k\Omega$, $C_L = 100pF$, $f = 100kHz$)	0.7	1		MHz
THD	Total Harmonic Distortion ($f = 1kHz$, $A_v = 20dB$, $R_L = 2k\Omega$, $V_o = 2V_{PP}$, $C_L = 100pF$, $T_{amb} = 25^{\circ}C$)		0.06		%
e_n	Equivalent Input Noise Voltage ($f = 1kHz$, $R_S = 100\Omega$)		23		nV \sqrt{Hz}
ϕ_m	Phase Margin		50		Degrees


741-03.TBL




741-04.EPS




741-05.EPS




741-06.EPS



741-07.EPS




741-08.EPS




741-09.EPS

POWER CONSUMPTION




741-10.EPS

OUTPUT CURRENT vs AMBIENT TEMPERATURE




741-11.EPS

OUTPUT VOLTAGE SWING




741-12.EPS

OUTPUT VOLTAGE SWING




741-13.EPS

EQUIVALENT INPUT NOISE vs FREQUENCY
 $R_g = 100\ \Omega$




741-14.EPS

INPUT NOISE CURRENT




741-15.EPS

EQUIVALENT INPUT NOISE vs AMBIENT TEMPERATURE




741-16.EPS

LARGE SIGNAL VOLTAGE GAIN vs AMBIENT TEMPERATURE




741-17.EPS

GAIN BANDWIDTH PRODUCT vs AMBIENT TEMPERATURE




741-18.EPS

POWER SUPPLY & COMMON MODE REJECTION RATIO vs AMBIENT TEMPERATURE



741-19.EPS


INPUT BIAS CURRENT vs AMBIENT TEMPERATURE




741-20.EPS

MEASUREMENT DIAGRAMS


OFFSET VOLTAGE NULL CIRCUIT




TRANSIENT RESPONSE TEST CIRCUIT




CURRENT TO VOLTAGE CONVERTER




NEUTRALIZING INPUT CAPACITANCE TO OPTIMIZE RESPONSE TIME



POSITIVE VOLTAGE REFERENCE




NEGATIVE VOLTAGE REFERENCE



PRECISION SINGLE OPERATIONAL AMPLIFIERS

- FREQUENCY COMPENSATION WITH A SINGLE 30pF CAPACITOR
- OPERATION FROM $\pm 5V$ TO $\pm 15V$
- LOW POWER CONSUMPTION : 50mW AT $\pm 15V$
- CONTINUOUS SHORT-CIRCUIT PROTECTION
- OPERATION AS A COMPARATOR WITH DIFFERENTIAL INPUTS AS HIGH AS $\pm 30V$
- NO LATCH-UP WHEN COMMON-MODE RANGE IS EXCEEDED
- SAME PIN CONFIGURATION AS THE LM101A



Part Number	Temperature Range	Package			
		H	N	J	D
UA748C	0°C, +70°C	•	•	•	•
UA748I	-40°C, +105°C	•	•	•	•
UA748M	-55°C, +125°C	•	•	•	•

Example : UA748CH

748-01.TBL


DESCRIPTION

The UA748 is a general-purpose operational amplifier built on a single silicon chip. The resulting close match and tight thermal coupling gives low offsets and temperature drift as well as fast recovery from thermal transients.

- Short-circuit protection
- Offset voltage null capability
- Large common-mode and differential voltage ranges
- Low power consumption
- No latch-up

The unity-gain compensation specified makes the circuit stable for all feedback configurations, even with capacitive loads. However, it is possible to optimize compensation for best high frequency performance at any gain. The low power dissipation permits high voltage operation and simplifies packaging in full-temperature range systems.


PIN CONNECTIONS (top views)



- 748-01.EPS
- 1 - Offset null / frequency compensation
 - 2 - Inverting input
 - 3 - Non-inverting input
 - 4 - V_{cc}

- 748-02.EPS
- 5 - Offset null 2
 - 6 - Output
 - 7 - V_{cc}
 - 8 - Frequency compensation

SCHEMATIC DIAGRAM



748-03.EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value			Unit
		UA748M	UA748I	UA748C	
V _{cc}	Supply Voltage	±22	±22	±22	V
V _i	Input Voltage	±15	±15	±15	V
V _{id}	Differential Input Voltage	±30	±30	±30	V
P _{tot}	Power Dissipation	500	500	500	mW
	Output Short-circuit Duration	Infinite			
T _{oper}	Operating Free Air Temperature Range	-55 to +125	-40 to +105	0 to +70	°C
T _{stg}	Storage Temperature Range	-65 to +150	-65 to +150	-65 to +150	°C


748-02 TRI

ELECTRICAL CHARACTERISTICS


$\pm 5V \leq V_{CC} \leq \pm 20V$, $C_1 = 30pF$, $T_{amb} = 25^\circ C$ (unless otherwise specified)

Symbol	Parameter	UA748-M-I			UA748C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{io}	Input Offset Voltage ($R_s \leq 10k\Omega$) $T_{amb} = 25^\circ C$ $T_{min} \leq T_{amb} \leq T_{max}$		0.2	2 3	2	7.5 10	mV	
I_{ib}	Input Bias Current $T_{amb} = 25^\circ C$ $T_{min} \leq T_{amb} \leq T_{max}$		1.5	10 20	2	50 70	nA	
I_{io}	Input Offset Current $T_{amb} = 25^\circ C$ $T_{min} \leq T_{amb} \leq T_{max}$		25	75 10	70	250 300	nA	
A_{v1}	Large Signal Voltage Gain ($V_{CC} = \pm 15V$, $V_o = \pm 10V$, $R_L = 2k\Omega$) $T_{amb} = 25^\circ C$ $T_{min} \leq T_{amb} \leq T_{max}$	50 25	100		25 15	10	V/mV	
PSR	Supply Voltage Rejection Ratio ($R_s \leq 10k\Omega$) $T_{amb} = 25^\circ C$ $T_{min} \leq T_{amb} \leq T_{max}$	80 80	96		70 70	96	dB	
I_{CC}	Supply Current, no load $T_{amb} = 25^\circ C$ $T_{min} \leq T_{amb} \leq T_{max}$		1.8	3 3	1.8	3 3	mA	
V_{icm}	Input Common Mode Voltage Range ($V_{CC} = \pm 20V$) $T_{amb} = 25^\circ C$ $T_{min} \leq T_{amb} \leq T_{max}$	+15 -15			+15 -15		V	
CMR	Common Mode Rejection Ratio ($R_s \leq 10k\Omega$) $T_{amb} = 25^\circ C$ $T_{min} \leq T_{amb} \leq T_{max}$	80 80	96		70 70	96	dB	
I_{OS}	Output Short-circuit Current ($V_{CC} = \pm 15V$)	10	30	50	10	30	50	mA
$\pm V_{OPP}$	Output Voltage Swing ($V_{CC} = \pm 15V$) $T_{amb} = 25^\circ C$ $T_{min} \leq T_{amb} \leq T_{max}$		$R_L = 10k\Omega$ 12 $R_L = 2k\Omega$ 10 $R_L = 10k\Omega$ 12 $R_L = 2k\Omega$ 10		$R_L = 10k\Omega$ 12 $R_L = 2k\Omega$ 10	$R_L = 10k\Omega$ 14 $R_L = 2k\Omega$ 13 $R_L = 10k\Omega$ 12 $R_L = 2k\Omega$ 10	V	
SR	Slew Rate ($V_{CC} = \pm 15V$, $V_i = \pm 10V$, $R_L = 2k\Omega$, $C_L = 100pF$, $T_{amb} = 25^\circ C$, unity gain)	0.25	0.5		0.25	0.5	V/ μs	
t_r	Rise Time ($V_{CC} = \pm 15V$, $V_i = 10mV$, $R_L = 2k\Omega$, $C_L = 100pF$, $T_{amb} = 25^\circ C$, unity gain)		0.3			0.3	μs	
K_{OV}	Overshoot ($V_{CC} = \pm 15V$, $V_i = 20mV$, $R_L = 2k\Omega$, $C_L = 100pF$, $T_{amb} = 25^\circ C$, unity gain)		5			5	%	
Z_i	Input Impedance ($V_{CC} = \pm 15V$)	1.5	4		1.5	4	M Ω	
R_o	Output Resistance ($V_{CC} = \pm 15V$)		75			75	Ω	
GBP	Gain Bandwidth Product ($V_{CC} = \pm 15V$, $V_i = 10mV$, $R_L = 2k\Omega$, $C_L = 100pF$, $f = 100kHz$)	0.5	1		0.5	1	MHz	
THD	Total Harmonic Distortion ($V_{CC} = \pm 15V$, $f = 1kHz$, $A_V = 20dB$, $R_L = 2k\Omega$, $V_o = 2V_{OPP}$, $C_L = 100pF$)		0.015			0.015	%	
e_n	Equivalent Input Noise Voltage ($V_{CC} = \pm 15V$, $f = 1kHz$, $R_s = 100\Omega$)		25			25	$\frac{nV}{\sqrt{Hz}}$	
DV_{io}	Input Offset Current Drift $25^\circ C \leq T_{amb} \leq T_{max}$ $T_{min} \leq T_{amb} \leq 25^\circ C$		10 20	100 200		10 20	300 600	$\mu A^\circ C$
DI_{io}	Input Offset Voltage Drift $T_{min} \leq T_{amb} \leq T_{max}$		3	15		6	30	$\mu V^\circ C$


748-03 TBL




748-04.EPS




748-05.EPS




748-06.EPS




748-07.EPS




748-08.EPS




748-09.EPS




748-10.EPS




748-11.EPS




748-12.EPS



748-13.EPS




748-14.EPS




748-15.EPS

TYPICAL APPLICATIONS


PRACTICAL DIFFERENTIATOR




SINGLE SUPPLY OPERATION




PULSE WIDTH MODULATOR



FEED-FORWARD COMPENSATION




LARGE SIGNAL FEED-FORWARD TRANSIENT RESPONSE



PROGRAMMABLE LOW POWER SINGLE OPERATIONAL AMPLIFIERS

- MICROPOWER OPERATION
- NO FREQUENCY COMPENSATION REQUIRED
- WIDE PROGRAMMING RANGE
- HIGH SLEW RATE
- SHORT-CIRCUIT PROTECTION
- PROGRAMMABLE SINGLE OP-AMPS



Part Number	Temperature Range	Package		
		H	N	D
UA776C	0°C, +70°C	•	•	•
UA776I	-40°C, +105°C	•	•	•
UA776M	-55°C, +125°C	•	•	•

Examples : UA776CH, UA776CN, UA776CD

DESCRIPTION


The UA776 programmable operational amplifier is characterized by, low supply current and low input noise over a wide range of operating supply voltages.

Coupled with programmable electrical characteristics, it is an extremely versatile amplifier for use in high accuracy, low power consumption analog applications.

Input noise voltage and current, power consumption, and input current can be optimized by a single resistor or current source that sets the chip quiescent current for nano-watt power consumption or for characteristics similar to the UA741.


Internal frequency compensation, absence of latch up, high slew rate and short-circuit protection assure ease of use in long time integrators, active filters, and sample and hold circuits.

PIN CONNECTIONS (top views)



776-01.TBL

SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	UA776M	UA776I	UA776C	Unit
V _{CC}	Supply Voltage	±18	±18	±18	V
V _i	Input Voltage - (note 1)	±15	±15	±15	V
V _{id}	Differential Input Voltage	±30	±30	±30	V
P _{tot}	Power Dissipation	500	310	310	mW
	UA776CH			500	
	Output Short-circuit Duration	Infinite			
T _{oper}	Operating Free Air Temperature Range	-55 to +125	-40 to +105	0 to +70	°C
T _{stg}	Storage Temperature Range	-65 to +150	-65 to +150	-65 to +150	°C

Note : 1. For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

776-02.TBL

ELECTRICAL CHARACTERISTICS

V_{CC} = ±15V, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	I _{set} = 1.5μA			I _{set} = 15μA			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{io}	Input Offset Voltage T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		2	5 6		2	5 6	mV
I _{io}	Input Offset Current T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		0.7	3 10		2	15 40	nA
I _{ib}	Input Bias Current T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}							nA
								UA776M UA7761,C
A _{vd}	Large Signal Voltage Gain (V _o = ±10V) T _{amb} = 25°C R _L = 5kΩ R _L = 75kΩ T _{min.} ≤ T _{amb} ≤ T _{max.}	200 100	400		100 75	400		V/mV
SVR	Supply Voltage Rejection Ratio (R _s ≤ 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	77 77	92		77 77	92		dB
I _{CC}	Supply Current - (no load) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		20	25 30		160	180 200	μA
V _{icm}	Input Common Mode Voltage Range	±10			±10			V
CMR	Common Mode Rejection Ratio (R _s ≤ 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	70 70	90		70 70	90		dB
I _{os}	Output Short-circuit Current	0.5	3	15	6	12	30	mA
±V _{OPP}	Output Voltage Swing T _{amb} = 25°C R _L = 5kΩ R _L = 75kΩ T _{min.} ≤ T _{amb} ≤ T _{max.}					10 13		V
			12 10	14		10		
V _{ior}	Offset Voltage Adjustment Range		9			18		mV
SR	Slew Rate (V _i = ±10V, C _L = 100pF, unity gain) R _L = 5kΩ R _L = 75kΩ	0.01	0.1		0.2	0.8		V/μs
t _r	Rise Time (V _i = ±20mV, C _L = 100pF, unity gain) R _L = 5kΩ R _L = 75kΩ			1.6		0.35		μs
K _{OV}	Overshoot (V _i = ±20mV, C _L = 100pF, unity gain) R _L = 5kΩ R _L = 75kΩ		0			10		%
R _i	Input Resistance		50			5		MΩ
C _{id}	Differential Input Capacitance		2			2		pF
R _o	Output Resistance		5			1		kΩ
GBP	Gain Bandwidth Product (T _{amb} = 25°C, C _L = 100pF) f = 100kHz f = 10kHz R _L = 5kΩ R _L = 75kΩ	0.03	0.1		0.4	0.7		MHz
THD	Total Harmonic Distortion (f = 1kHz, A _v = 20dB, V _o = 2V _{PP} , C _L = 100pF, T _{amb} = 25°C) R _L = 5kΩ R _L = 75kΩ		0.8			0.025		%
e _n	Equivalent Input Noise Voltage (f = 1kHz, R _s = 100Ω)		20			20		nV √Hz

776-03.TBL

ELECTRICAL CHARACTERISTICS



V_{CC} = ±3V, T_{amb} = 25°C (unless otherwise specified)

Symbol	Parameter	I _{set} = 1.5µA			I _{set} = 15µA			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
V _{io}	Input Offset Voltage T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		2	5 6		2	5 6	mV
I _{io}	Input Offset Current T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		0.7	3 10		2	15 40	nA
I _{ib}	Input Bias Current T _{amb} = 25°C UA776M UA776I,C T _{min.} ≤ T _{amb} ≤ T _{max.}		2 2	7 10 20		15 15	50 50 100	nA
A _{vd}	Large Signal Voltage Gain (V _o = ±1V) T _{amb} = 25°C R _L = 5kΩ R _L = 75kΩ T _{min.} ≤ T _{amb} ≤ T _{max.} R _L = 5kΩ R _L = 75kΩ	50 25	200		50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio (R _s ≤ 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	77 77	92		77 77	92		dB
I _{CC}	Supply Current, no load T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}		13	20 25		130	160 180	µA
V _{icm}	Input Common Mode Voltage Range	±1			±1			V
CMR	Common Mode Rejection Ratio (R _s ≤ 10kΩ) T _{amb} = 25°C T _{min.} ≤ T _{amb} ≤ T _{max.}	70 70	90		70 70	90		dB
I _{os}	Output Short-circuit Current	0.5	3	15	2	5	20	mA
±V _{OPP}	Output Voltage Swing T _{amb} = 25°C R _L = 75kΩ R _L = 5kΩ T _{min.} ≤ T _{amb} ≤ T _{max.} R _L = 75kΩ R _L = 5kΩ	2 2	2.4		2 1.9 2 1.9	2.4 2.1		V
V _{ior}	Offset Voltage Adjustment Range		9			18		mV
SR	Slew Rate (V _i = ±1V, C _L = 100pF, unity gain) R _L = 5kΩ R _L = 75kΩ		0.03			0.35		V/µs
t _r	Rise Time (V _i = ±20mV, C _L = 100pF, unity gain) R _L = 5kΩ R _L = 75kΩ		3			0.6		µs
K _{OV}	Overshoot (V _i = ±20mV, C _L = 100pF, unity gain) R _L = 5kΩ R _L = 75kΩ		0			5		%
R _i	Input Resistance		50			5		MΩ
C _{id}	Differential Input Capacitance		2			2		pF
R _o	Output Resistance		5			1		kΩ
GBP	Gain Bandwidth Product (T _{amb} = 25°C, C _L = 100pF) f = 100kHz f = 10kHz R _L = 5kΩ R _L = 75kΩ		0.075			0.5		MHz
THD	Total Harmonic Distortion (f = 1kHz, A _v = 20dB, V _o = 1V _{PP} , C _L = 100pF, T _{amb} = 25°C) R _L = 5kΩ R _L = 75kΩ		1			0.03		%
e _n	Equivalent Input Noise Voltage (f = 1kHz, R _s = 100Ω)		20			20		$\frac{nV}{\sqrt{Hz}}$


776-04.TBL

BIASING CIRCUITS


RESISTOR BIASING




TRANSISTOR CURRENT SOURCE BIASING




FET CURRENT SOURCE BIASING



OFFSET VOLTAGE NULL CIRCUIT




TRANSIENT RESPONSE TIME TEST CIRCUIT




TYPICAL APPLICATIONS


HIGH ACCURACY SAMPLE AND HOLD




MULTIPLEXING AND SIGNAL CONDITIONING WITHOUT FETs



NANO-WATT AMPLIFIER




HIGH INPUT IMPEDANCE AMPLIFIER



CURRENT MODE PWM CONTROLLER

For complete specification refer to "Linear & Switching Voltage Regulators Appl. Manual". (Order Code AMLISVOREST/1)

- OPTIMIZED FOR OFF-LINE AND DC TO DC CONVERTERS
- LOW START-UP CURRENT (< 1 mA)
- AUTOMATIC FEED FORWARD COMPENSATION
- PULSE-BY-PULSE CURRENT LIMITING
- ENHANCED LOAD RESPONSE CHARACTERISTICS
- UNDER-VOLTAGE LOCKOUT WITH HYS-TERESIS
- DOUBLE PULSE SUPPRESSION
- HIGH CURRENT TOTEM POLE OUTPUT
- INTERNALLY TRIMMED BANDGAP REFERENCE
- 500 KHz OPERATION
- LOW R_o ERROR AMP




input, logic to insure latched operation, a PWM comparator which also provides current limit control, and a totem pole output stage designed to source or sink high peak current. The output stage, suitable for driving N-Channel MOSFETs, is low in the off-state.

Differences between members of this family are the under-voltage lockout thresholds and maximum duty cycle ranges. The UC3842 and UC3844 have UVLO thresholds of 16V (on) and 10V (off), ideally suited off-line applications. The corresponding thresholds for the UC3843 and UC3845 are 8.5 V and 7.9 V. The UC3842 and UC3843 can operate to duty cycles approaching 100%. A range of the zero to < 50% is obtained by the UC3844 and UC3845 by the addition of an internal toggle flip flop which blanks the output off every other clock cycle.

DESCRIPTION


The UC3842/3/4/5 family of control ICs provides the necessary features to implement off-line or DC to DC fixed frequency current mode control schemes with a minimal external parts count. Internally implemented circuits include under voltage lockout featuring start-up current less than 1 mA, a precision reference trimmed for accuracy at the error amp

BLOCK DIAGRAM (toggle flip flop used only in U3844 and UC3845)



STEPPER MOTOR DRIVER
ADVANCE DATA

- ABLE TO DRIVE BOTH WINDINGS OF BIPO-LAR STEPPER MOTOR
- OUTPUT CURRENT UP TO 750mA EACH WINDING
- WIDE VOLTAGE RANGE 10V TO 50V
- HALF-STEP, FULL-STEP AND MICROSTEP-PING MODE
- BUILT-IN PROTECTION DIODES
- INTERNAL PWM CURRENT CONTROL
- LOW OUTPUT SATURATION VOLTAGE
- DESIGNED FOR UNSTABILIZED MOTOR SUPPLY VOLTAGE
- INTERNAL THERMAL SHUTDOWN


DESCRIPTION

The UDN2916A is a bipolar monolithic integrated circuits intended to control and drive both winding of a bipolar stepper motor or bidirectionally control two DC motors.

The UDN2916A with a few external components form a complete control and drive circuit for LS-TTL or microprocessor controlled stepper motor system.


The power stage is a dual full bridge capable of sustaining 50V and including four diodes for current recirculation.

A cross conduction protection is provided to avoid simultaneous cross conduction during switching current direction.


An internal pulse-width-modulation (PWM) controls the output current to 750mA with peak start-up current up to 1A.

Wide range of current control from 750mA (each bridge) is permitted by means of two logic inputs and an external voltage reference. A phase input to each bridge determines the load current direction.

A thermal protection circuitry disables the outputs if the chip temperature exceeds safe operating limits.

BLOCK DIAGRAM


PIN CONNECTION (Top view)



PIN FUNCTIONS

N°	Name	Function
1;2	OUTPUT A	See pins 5;21
3;23	SENSE RESISTOR	Connection to Lower Emitters of Output Stage for Insertion of Current Sense Resistor
4;22	COMPARATOR INPUT	Input connected to the comparators. The voltage across the sense resistor is feedback to this input through the low pass filter RC CC. The higher power transistors are disabled when the sense voltage exceeds the reference voltage of the selected comparator. When this occurs the current decays for a time set by $R_T C_T$ ($t_{off} = 1.1 R_T C_T$). See fig. 1.
5;21	OUTPUT B	Output Connection. The output stage is a "H" bridge formed by four transistors and four diodes suitable for switching applications.
6;19	GROUND	See pins 7;18
7;18	GROUND	Ground Connection. With pins 6 and 19 also conducts heat from die to printed circuit copper.
8;20	INPUT 0	See INPUT 1 (pins 9;17)
9;17	INPUT 1	These pins and pins 8;20 (INPUT 0) are logic inputs which select the outputs of the comparators to set the current level. Current also depends on the sensing resistor and reference voltage. See Functional Description.
10;16	PHASE	This TTL-compatible logic inputs sets the direction of current flow through the load. A high level causes current to flow from OUTPUT A (source) to OUTPUT B (sink). A schmitt trigger on this input provides good noise immunity and a delay circuit prevents output stage short circuits during switching.
11;15	REFERENCE VOLTAGE	A voltage applied to this pin sets the reference voltage of the comparators, thus determining the output current (also thus depending on R_s and the two inputs INPUT 0 and INPUT 1).
12;14	RC	A parallel RC network connected to this pin sets the OFF time of the higher power transistors. The pulse generator is a monostable triggered by the output of the comparators ($t_{off} = 1.1 R_T C_T$).
13	V_{SS} - LOGIC SUPPLY	Supply Voltage Input for Logic Circuitry
24	V_S - LOAD SUPPLY	Supply Voltage Input for the Output Stages.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_S	Supply Voltage	50	V
I_o	Output Current (peak)	± 1	A
I_o	Output Current (continuous)	+0.75	A
V_{SS}	Logic Supply Voltage	7	V
V_{IN}	Logic Input Voltage Range	-0.3 to +7	V
V_{sense}	Sense Output Voltage	1.5	V
T_J	Junction Temperature	+150	°C
T_{op}	Operating Temperature Range	0 to 70	°C
T_{stg}	Storage Temperature Range	-55 to +150	°C

THERMAL DATA

Symbol	Description	Value	Unit
$R_{th(case)}$	Thermal Resistance Junction-case	Max 14	°C/W
$R_{th(ambient)}$	Thermal Resistance Junction-ambient	Max 60	°C/W

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25\text{ }^\circ\text{C}$, $T_{tab} \leq 70\text{ }^\circ\text{C}$, $V_S = 50\text{V}$, $V_{SS} = 4.75\text{V}$ to 5.25V , $V_{REF} = 5\text{V}$; unless otherwise specified) See fig. 3.

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
OUTPUT DRIVERS (OUT _A or OUT _B)						
V_S	Motor Supply Range		10		50	V
I_{CEX}	Output Leakage Current	$V_{OUT} = V_S$ $V_{OUT} = 0$	-	<1 <-1	50 -50	μA μA
$V_{CE(sat)}$	Output Saturation Voltage	Sink Driver, $I_{OUT} = +500\text{mA}$ Sink Driver, $I_{OUT} = +750\text{mA}$ Source Driver, $I_{OUT} = -500\text{mA}$ Source Driver, $I_{OUT} = -750\text{mA}$	-	0.3 0.7 1.1 1.3	0.6 1 1.4 1.6	V V V V
I_R	Clamp Diode Leakage Current	$V_R = 50\text{V}$	-	<1	50	μA
V_F	Clamp Diode Forward Voltage	Sink Diode Source Diode $I_F = 750\text{mA}$		1 1	1.5 1.5	V V
$I_{S(on)}$	Driver Supply Current	Both Bridges ON, No Load	-	8	15	mA
$I_{S(off)}$	Driver Supply Current	Both Bridges OFF	-	6	10	mA


CONTROL LOGIC

$V_{IN(H)}$	Input Voltage	All Inputs	2.4	-	-	V
$V_{IN(L)}$	Input Voltage	All Inputs	-	-	0.8	V
$I_{IN(H)}$	Input Current	$V_{IN} = 2.4\text{V}$	-	<1	20	μA
$I_{IN(L)}$	Input Current	$V_{IN} = 0.84\text{V}$	-	-3	-200	μA
V_{REF}	Reference Voltage	Operating	1.5	-	7.5	V
$I_{SS(ON)}$	Total Logic Supply Current	$I_o = I_1 = 0.8\text{V}$, No Load	-	54	64	mA
$I_{SS(OFF)}$	Total Logic Supply Current	$I_o = I_1 = 2.4\text{V}$, No Load	-	10	14	mA

COMPARATORS

V_{REF} / V_{sense}	Current Limit Threshold (at trip point)	$I_o = I_1 = 0.8\text{V}$	9.5	10	10.5	-
		$I_o = 2.4\text{V}$, $I_1 = 0.8\text{V}$	13.5	15	16.5	-
		$I_o = 0.8\text{V}$, $I_1 = 2.4\text{V}$	25.5	30	34.5	-
t_{off}	Cutoff Time	$R_t = 56\text{K}\Omega$ $C_t = 820\text{pF}$	-	50		μs
t_d	Turn Off Delay	Fig. 1	-	1		μs

Figure 2: Principle Operating Sequence



Single-pulse Generator

The pulse generator is a monostable triggered on the positive going edge of the comparator output. The monostable output is high during the pulse time, t_{off} , which is determined by the time components R_T and C_T .

$$t_{off} = 1.1 \cdot R_T C_T$$

The single pulse switches off the power feed to the motor winding, causing the winding current to decrease during t_{off} .

If a new trigger signal should occur during t_{off} , it is ignored.

Output Stage

The output stage contains four Darlington transistors (source drivers) four saturated transistors (sink drivers) and eight diodes, connected in two H bridge.


The source transistors are used to switch the power supplied to the motor winding, thus driving a constant current through the winding.

It should be noted however, that is not permitted to short circuit the outputs.

Internal circuitry is added in order to increase the accuracy of the motor current particularly with low current levels.

DIP24 (20+2+2) MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.38			0.015		
b	0.41		0.51	0.016		0.020
b1	0.20	0.25	0.30	0.008	0.010	0.012
b2	1.40	1.52	1.65	0.055	0.060	0.065
D			30.23			1.19
E		7.62			0.300	
e		2.54			0.100	
F			6.86			0.270
I			4.32			0.170
L	3.18			0.125		





SEVEN DARLINGTON ARRAYS

- SEVEN DARLINGTONS PER PACKAGE
- OUTPUT CURRENT 500 mA PER DRIVER (600 mA PEAK)
- OUTPUT VOLTAGE 50 V
- INTEGRAL SUPPRESSION DIODES FOR INDUCTIVE LOADS
- OUTPUTS CAN BE PARALLELED FOR HIGHER CURRENT
- TTL/CMOS/PMOS/DTL COMPATIBLE INPUTS
- INPUTS PINNED OPPOSITE OUTPUTS TO SIMPLIFY LAYOUT

These versatile devices are useful for driving a wide range of loads including solenoids, relays DC motors, LED displays filament lamps, thermal print-heads and high power buffers.


The ULN2001A/2002A/2003A and 2004A are supplied in 16 pin plastic DIP packages with a copper leadframe to reduce thermal resistance. They are available also in small outline package (SO-16) as ULN2001D/2002D/2003D/2004D.

DESCRIPTION


The ULN2001A, ULN2002A, ULN2003 and ULN2004A are high voltage, high current darlington arrays each containing seven open collector darlington pairs with common emitters. Each channel is rated at 500 mA and can withstand peak currents of 600 mA. Suppression diodes are included for inductive load driving and the inputs are pinned opposite the outputs to simplify board layout.

The four versions interface to all common logic families :

ULN2001A	General Purpose. DTL. TTL. PMOS. CMOS
ULN2002A	14-25 V PMOS
ULN2003A	5 V TTL. CMOS
ULN2004A	6-15 V CMOS. PMOS



DIP-16 Plastic
(0.25)




SO-16J

ORDER CODES :
ULN2001A/2A/3A/4A (DIP-16)
ULN2001D/2D/3D/4D (SO-16)


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_o	Output Voltage	50	V
V_{in}	Input Voltage (for ULN2002A/D - 2003A D - 2004A/D)	30	V
I_c	Continuous Collector Current	500	mA
I_b	Continuous Base Current	25	mA
T_{amb}	Operating Ambient Temperature Range	- 20 to 85	°C
T_{stg}	Storage Temperature Range	- 55 to 150	°C
T_j	Junction Temperature	150	°C

PIN CONNECTION



SCHEMATIC DIAGRAM



THERMAL DATA

			DIP-16	SO-16
$R_{th(j,amb)}$	Thermal Resistance Junction-ambient	Max.	70 °C/W	165 °C/W

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig.	
I_{CEX}	Output Leakage Current	$V_{CE} = 50\text{ V}$			50	μA	1a	
		$T_{amb} = 70\text{ }^{\circ}\text{C}$	$V_{CE} = 50\text{ V}$		100	μA	1a	
		$T_{amb} = 70\text{ }^{\circ}\text{C}$ for ULN2002A	$V_i = 6\text{ V}$		500	μA	1b	
		for ULN2004A	$V_i = 1\text{ V}$		500	μA	1b	
$V_{CE(sat)}$	Collector-emitter Saturation Voltage	$I_C = 100\text{ mA}$	$I_B = 250\text{ }\mu\text{A}$	0.9	1.1	V	2	
		$I_C = 200\text{ mA}$	$I_B = 350\text{ }\mu\text{A}$	1.1	1.3	V	2	
		$I_C = 350\text{ mA}$	$I_B = 500\text{ }\mu\text{A}$	1.3	1.6	V	2	
$I_{i(on)}$	Input Current	for ULN2002A	$V_i = 17\text{ V}$	0.82	1.25	mA	3	
		for ULN2003A	$V_i = 3.85\text{ V}$	0.93	1.35	mA	3	
		for ULN2004A	$V_i = 5\text{ V}$	0.35	0.5	mA	3	
			$V_i = 12\text{ V}$	1	1.45	mA	3	
$I_{i(off)}$	Input Current	$T_{amb} = 70\text{ }^{\circ}\text{C}$	$I_C = 500\text{ }\mu\text{A}$	50	65	μA	4	
$V_{i(on)}$	Input Voltage	for ULN2002A	$I_C = 300\text{ mA}$			13	V	5
		$V_{CE} = 2\text{ V}$						
		for ULN2003A	$I_C = 200\text{ mA}$			2.4	V	5
		$V_{CE} = 2\text{ V}$						
			$I_C = 250\text{ mA}$			2.7	V	5
		$V_{CE} = 2\text{ V}$						
		for ULN2004A	$I_C = 300\text{ mA}$			3	V	5
		$V_{CE} = 2\text{ V}$						
	$I_C = 125\text{ mA}$			5	V	5		
$V_{CE} = 2\text{ V}$								
	$I_C = 200\text{ mA}$			6	V	5		
$V_{CE} = 2\text{ V}$								
	$I_C = 275\text{ mA}$			7	V	5		
$V_{CE} = 2\text{ V}$								
	$I_C = 350\text{ mA}$			8	V	5		
$V_{CE} = 2\text{ V}$								
h_{FE}	DC Forward Current Gain	for ULN2001A	$I_C = 350\text{ mA}$					
		$V_{CE} = 2\text{ V}$		1000			-	2
C_i	Input Capacitance			15	25	pF	-	
t_{PLH}	Turn-on Delay Time	$0.5 V_i$ to $0.5 V_o$		0.25	1	μs	-	
t_{PHL}	Turn-off Delay Time	$0.5 V_i$ to $0.5 V_o$		0.25	1	μs	-	
I_R	Clamp Diode Leakage Current	$V_R = 50\text{ V}$			50	μA	6	
		$T_{amb} = 70\text{ }^{\circ}\text{C}$	$V_R = 50\text{ V}$		100	μA	6	
V_F	Clamp Diode Forward Voltage	$I_F = 350\text{ mA}$		1.7	2	V	7	

TEST CIRCUITS

Figure 1a.




Figure 1b.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.





Figure 7.




50 V - 1.5 A QUAD DARLINGTON SWITCHES

- OUTPUT CURRENT TO 1.5 A EACH DARLINGTON
- MINIMUM BREAKDOWN 50 V
- SUSTAINING VOLTAGE AT LEAST 35 V
- INTEGRAL SUPPRESSION DIODES (ULN2064B, ULN2066B, ULN2068B and ULN2070B)
- ISOLATED DARLINGTON PINOUT (ULN2074B, ULN2076B)
- VERSIONS COMPATIBLE WITH ALL POPULAR LOGIC FAMILIES

compatible with popular 5 V logic families and the ULN2066B and ULN2076B are compatible with 6-15 V CMOS and PMOS. Types ULN2068B and ULN2070B include a predriver stage to reduce loading on the control logic.


DESCRIPTION

Designed to interface logic to a wide variety of high current, high voltage loads, these devices each contain four NPN darlington switches delivering up to 1.5 A with a specified minimum breakdown of 50 V and a sustaining voltage of 35 V measured at 100 mA. The ULN2064B, ULN2066B, ULN2068B and ULN2070B contain integral suppression diodes for inductive loads have common emitters. The ULN2074B and ULN2076B feature isolated darlington pinouts and are intended for applications such as emitter follower configurations. Inputs of the ULN2064B, ULN2068B and ULN2074B are compa-




POWERDIP
12 + 2 + 2


PIN CONNECTIONS (top view) and ORDER CODES



ULN2064B
 ULN2068B



ULN2068B
 ULN2070B




ULN2074B
 ULN2076B

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CEX}	Output Voltage	50	V
$V_{CE(sus)}$	Output Sustaining Voltage	35	V
I_o	Output Current	1.75	A
V_i	Input Voltage for ULN2066B/70B/74B/76B for ULN2064B/68B	30	V
		15	V
I_i	Input Current	25	mA
V_s	Supply Voltage for ULN2068B for ULN2070B	10	V
		20	V
P_{tot}	Power Dissipation : at $T_{amb} = 90\text{ }^\circ\text{C}$ at $T_{amb} = 70\text{ }^\circ\text{C}$	4.3	W
		1	W
T_{amb}	Operating Ambient Temperature Range	- 20 to 85	$^\circ\text{C}$
T_{stg}	Storage Temperature	- 55 to 150	$^\circ\text{C}$

SCHEMATIC DIAGRAM




ELECTRICAL CHARACTERISTICS ($T_{amb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig
I_{CEX}	Output Leakage Current	for ULN2064B - ULN2066B $V_{CE} = 50\text{ V}$ $V_{CE} = 50\text{ V}$ $T_{amb} = 70\text{ }^{\circ}\text{C}$			100 500	μA μA	1
$V_{CE(sus)}$	Collector-emitter Sustaining Voltage	for ULN2064B - ULN2066B $I_C = 100\text{ mA}$ $V_i = 0.4\text{ V}$	35			V	2
$V_{CE(sat)}$	Collector-emitter Saturation Voltage	$I_C = 500\text{ mA}$ $I_B = 625\text{ }\mu\text{A}$ $I_C = 750\text{ mA}$ $I_B = 935\text{ }\mu\text{A}$ $I_C = 1\text{ A}$ $I_B = 1.25\text{ mA}$ $I_C = 1.25\text{ A}$ $I_B = 2\text{ mA}$			1.1 1.2 1.3 1.4	V V V V	3
$I_{i(on)}$	Input Current	for ULN2064B $V_i = 2.4\text{ V}$ for ULN2064B $V_i = 3.75\text{ V}$ for ULN2066B $V_i = 5\text{ V}$ for ULN2066B $V_i = 12\text{ V}$	1.4 3.3 0.6 1.7		4.3 9.6 1.8 5.2	mA mA mA mA	4
$V_{i(on)}$	Input Voltage	for ULN2064B $V_{CE} = 2\text{ V}$ $I_C = 1\text{ A}$ $V_{CE} = 2\text{ V}$ $I_C = 1.5\text{ A}$ for ULN2066B $V_{CE} = 2\text{ V}$ $I_C = 1\text{ A}$ $V_{CE} = 2\text{ V}$ $I_C = 1.5\text{ A}$			2 2.5 6.5 10	V V V V	5
t_{PLH}	Turn - on Delay Time	$0.5 V_i$ to $0.5 V_o$			1	μs	
t_{PHL}	Turn - off Delay Time	$0.5 V_i$ to $0.5 V_o$			1.5	μs	
I_R	Clamp Diode Leakage Current	for ULN2064B - ULN2066B $V_R = 80\text{ V}$ $V_R = 80\text{ V}$ $T_{amb} = 70\text{ }^{\circ}\text{C}$			50 100	μA μA	6
V_F	Clamp Diode Forward Voltage	$I_F = 1\text{ A}$ $I_F = 1.5\text{ A}$			1.75 2	V V	7

- Notes :** 1. Input voltage is with reference to the substrate (no connection to any other pins) for the ULN2074B and ULN2076B reference is ground for all other types.
2. Input current may be limited by maximum allowable input voltage.

SCHEMATIC DIAGRAM




ULN2068B : $R_{IN} = 2.5\text{ k}\Omega$ $R_S = 900\text{ }\Omega$
 ULN2070B : $R_{IN} = 11.6\text{ k}\Omega$ $R_S = 3.4\text{ k}\Omega$

ELECTRICAL CHARACTERISTICS ($V_s = 5\text{ V}$ for ULN2068B, $V_s = 12\text{ V}$ for ULN2070B, $T_{amb} = 25\text{ }^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig
I_{CEX}	Output Leakage Current	for ULN2068B – ULN2070B $V_{CE} = 50\text{ V}$ $V_{CE} = 50\text{ V}$ $T_{amb} = 70\text{ }^\circ\text{C}$			100 500	μA μA	1
$V_{CE(sus)}$	Collector-emitter Sustaining Voltage	for ULN2068B – ULN2070B $I_C = 100\text{ mA}$ $V_i = 0.4\text{ V}$	35			V	2
$V_{CE(sat)}$	Collector-emitter Saturation Voltage	for ULN2068B $I_C = 500\text{ mA}$ $V_i = 2.75\text{ V}$ $I_C = 750\text{ mA}$ $V_i = 2.75\text{ V}$ $I_C = 1\text{ A}$ $V_i = 2.75\text{ V}$ $I_C = 1.25\text{ A}$ $V_i = 2.75\text{ V}$ for ULN2070B $I_B = 500\text{ mA}$ $V_i = 5\text{ V}$ $I_B = 750\text{ mA}$ $V_i = 5\text{ V}$ $I_B = 1\text{ A}$ $V_i = 5\text{ V}$ $I_B = 1.25\text{ A}$ $V_i = 5\text{ V}$			1.1 1.2 1.3 1.4	V V V V	2
$I_{i(on)}$	Input Current	for ULN2068B $V_i = 2.75\text{ V}$ for ULN2068B $V_i = 3.75\text{ V}$ for ULN2070B $V_i = 5\text{ V}$ for ULN2070B $V_i = 12\text{ V}$			550 1000 400 1250	μA μA μA μA	4
$V_{i(on)}$	Input Voltage	$V_{CE} = 2\text{ V}$ $I_C = 1.5\text{ A}$ for ULN2068B for ULN2070B			2.75 5	V V	5
I_s	Supply Current	for ULN2068B $I_C = 500\text{ mA}$ $V_i = 2.75\text{ V}$ for ULN2070B $I_C = 500\text{ mA}$ $V_i = 5\text{ V}$			6 4.5	mA mA	8
t_{PLH}	Turn-on Delay Time	0.5 V_i to 0.5 V_o			1	μs	
t_{PHL}	Turn-off Delay Time	0.5 V_i to 0.5 V_o $I_C = 1.25\text{ A}$			1.5	μs	
I_R	Clamp Diode Leakage Current	for ULN2068B – ULN2070B $V_R = 50\text{ V}$ $V_R = 50\text{ V}$ $T_{amb} = 70\text{ }^\circ\text{C}$			50 100	μA μA	6
V_F	Clamp Diode Forward Voltage	$I_F = 1\text{ A}$ $I_F = 1.5\text{ A}$			1.75 2	V V	7

SCHEMATIC DIAGRAM



ULN2074B : $R_{IN} = 350\ \Omega$
 ULN2076B : $R_{IN} = 3\text{ k}\Omega$

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig	
I_{CEX}	Output Leakage Current	for ULN2074B – ULN2076B						
		$V_{CE} = 50\text{ V}$			100	μA	1	
		$V_{CE} = 50\text{ V}$	$T_{amb} = 70\text{ }^{\circ}\text{C}$		500	μA		
$V_{CE(sust)}$	Collector-emitter Sustaining Voltage	for ULN2074B – ULN2076B						
		$I_C = 100\text{ mA}$	$V_i = 0.4\text{ V}$	35		V	2	
$V_{CE(sat)}$	Collector-emitter Saturation Voltage	$I_C = 500\text{ mA}$	$I_B = 625\text{ }\mu\text{A}$			1.1	V	3
		$I_C = 750\text{ mA}$	$I_B = 935\text{ }\mu\text{A}$			1.2	V	
		$I_C = 1\text{ A}$	$I_B = 1.25\text{ mA}$			1.3	V	
		$I_C = 1.25\text{ A}$	$I_B = 2\text{ mA}$			1.4	V	
$I_{(on)}$	Input Current	for ULN2074B	$V_i = 2.4\text{ V}$	1.4		4.3	mA	4
		for ULN2074B	$V_i = 3.75\text{ V}$	3.3		9.6	mA	
		for ULN2076B	$V_i = 5\text{ V}$	0.6		1.8	mA	
		for ULN2076B	$V_i = 12\text{ V}$	1.7		5.2	mA	
$V_{(on)}$	Input Voltage	for ULN2074B						5
		$V_{CE} = 2\text{ V}$	$I_C = 1\text{ A}$			2	V	
		$V_{CE} = 2\text{ V}$	$I_C = 1.5\text{ A}$			2.5	V	
		for ULN2076B						
		$V_{CE} = 2\text{ V}$	$I_C = 1\text{ A}$			6.5	V	
		$V_{CE} = 2\text{ V}$	$I_C = 1.5\text{ A}$			10	V	
t_{PLH}	Turn-on Delay Time	0.5 V_i to 0.5 V_o				1	μs	
t_{PHL}	Turn-off Delay Time	0.5 V_i to 0.5 V_o				1.5	μs	

TEST CIRCUITS

Figure 1.

Figure 2.





Figure 3.

Figure 4.





Figure 5.




Figure 6.




Figure 7.




Figure 8.




Figure 9 : Input Current as a Function of Input Voltage.




Figure 10 : Input Current as a Function of Input Voltage.





Figure 11 : Collector Current as a Function of Input Current.



TYPICAL APPLICATIONS

Figure 12 : Common-anode LED Drivers.





Figure 13 : Common-cathode LED Drivers.



MOUNTING INSTRUCTIONS

The $R_{th j-amb}$ can be reduced by soldering the GND pins to a suitable copper area of the printed circuit board (Fig. 14) or to an external heatsink (Fig. 15).

The diagram of figure 16 shows the maximum dissippable power P_{tot} and the $R_{th j-amb}$ as a function of the side "α" of two equal square copper areas having a thickness of 35 μ (1.4 mils).

Figure 14 : Example of P.C. Board Copper Area which is Used as Heatsink.





Figure 16 : Maximum Dissippable Power and Junction to Ambient Thermal Resistance vs. Side "α".



During soldering the pins temperature must not exceed 260 °C and the soldering time must not be longer than 12 seconds.

The external heatsink or printed circuit copper area must be connected to electrical ground.

Figure 15 : External Heatsink Mounting Example.





Figure 17 : Maximum Allowable Power Dissipation vs. Ambient Temperature.




80 V - 1.5 A QUAD DARLINGTON SWITCHES

- OUTPUT CURRENT TO 1.5 A EACH DARLINGTON
- MINIMUM BREAKDOWN 80 V
- SUSTAINING VOLTAGE AT LEAST 50 V
- INTEGRAL SUPPRESSION DIODES (ULN2065B, ULN2067B, ULN2069B and ULN2071B)
- ISOLATED DARLINGTON PINOUT (ULN2075B and ULN2077B)
- VERSIONS COMPATIBLE WITH ALL POPULAR LOGIC FAMILIES

tible with 6-15 VCMOS and PMOS. The ULN2069B and ULN2071B include a predriver stage to provide extragain, reducing the load on control logic.


DESCRIPTION

Designed to interface logic to a wide variety of high current, high voltage loads, these devices each contain four NPN darlington switches delivering up to 1.5 A with a specified minimum breakdown of 80 V and a sustaining voltage of 50 V. The ULN2065B, ULN2067B, ULN2069B and ULN2071B contain integral suppression diodes for inductive loads and have common emitters; the ULN2075B and ULN2077B feature isolated darlington pinouts and are intended for applications such as emitter follower configurations. Inputs of the ULN2065B, ULN2069B and ULN2075B are compatible with popular 5 V logic families and the ULN2067B, ULN2071B and ULN2077B are compa-




POWERDIP
12 + 2 + 2


PIN CONNECTIONS AND ORDER CODES



ULN2065B
ULN2067B



ULN2069B
ULN2071B




ULN2075B
ULN2077B

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CEX}	Output Voltage	80	V
$V_{CE(1sus)}$	Output Sustaining Voltage	50	V
I_O	Output Current	1.75	A
V_i	Input Voltage for ULN2075B – 2077B	60	V
	for ULN2067B – 2071B	30	V
	for ULN2065B – 2069B	15	V
I_i	Input Current	25	mA
V_s	Supply Voltage for ULN2069B	10	V
	for ULN2071B	20	V
P_{tot}	Power Dissipation : at $T_{pins} = 90\text{ }^\circ\text{C}$	4.3	W
	at $T_{amb} = 70\text{ }^\circ\text{C}$	1	W
T_{amb}	Operating Ambient Temperature Range	- 20 to 85	$^\circ\text{C}$
T_{stg}	Storage Temperature	- 55 to 150	$^\circ\text{C}$

SCHEMATIC DIAGRAM




ULN2065B : $R_{IN} = 350\ \Omega$
 ULN2067B : $R_{IN} = 3\ \text{k}\Omega$

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig.
I_{CEX}	Output Leakage Current	for ULN2065B – ULN2067B					
		$V_{CE} = 80\text{ V}$ $V_{CE} = 80\text{ V}$ $T_{amb} = 70\text{ }^{\circ}\text{C}$			100 500	μA μA	1
$V_{CE(sus)}$	Collector-emitter Sustaining Voltage	for ULN2065B – ULN2067B $I_C = 100\text{ mA}$ $V_i = 0.4\text{ V}$	50			V	2
$V_{CE(sat)}$	Collector-emitter Saturation Voltage	$I_C = 500\text{ mA}$ $I_B = 625\text{ }\mu\text{A}$			1.1	V	3
		$I_C = 750\text{ mA}$ $I_B = 935\text{ }\mu\text{A}$			1.2	V	
		$I_C = 1\text{ A}$ $I_B = 1.25\text{ mA}$			1.3	V	
		$I_C = 1.25\text{ A}$ $I_B = 2\text{ mA}$			1.4	V	
$I_{(on)}$	Input Current	for ULN2065B $V_i = 2.4\text{ V}$	1.4		4.3	mA	4
		for ULN2065B $V_i = 3.75\text{ V}$	3.3		9.6	mA	
		for ULN2067B $V_i = 5\text{ V}$	0.6		1.8	mA	
		for ULN2067B $V_i = 12\text{ V}$	1.7		5.2	mA	
$V_{(on)}$	Input Voltage	for ULN2065B					5
		$V_{CE} = 2\text{ V}$ $I_C = 1\text{ A}$			2	V	
		$V_{CE} = 2\text{ V}$ $I_C = 1.5\text{ A}$			2.5	V	
		for ULN2067B					
		$V_{CE} = 2\text{ V}$ $I_C = 1\text{ A}$			6.5	V	
		$V_{CE} = 2\text{ V}$ $I_C = 1.5\text{ A}$			10	V	
t_{PLH}	Turn-on Delay Time	0.5 V_i to 0.5 V_o			1	μs	
t_{PHL}	Turn-off Delay Time	0.5 V_i to 0.5 V_o			1.5	μs	
I_R	Clamp Diode Leakage Current	for ULN2065B – ULN2067B					
		$V_R = 80\text{ V}$ $V_R = 80\text{ V}$ $T_{amb} = 70\text{ }^{\circ}\text{C}$			50 100	μA μA	6
V_F	Clamp Diode Forward Voltage	$I_F = 1\text{ A}$			1.75	V	7
		$I_F = 1.5\text{ A}$			2	V	

- Notes :** 1. Input voltage is with reference to the substrate (no connection to any other pins) for the ULN2075B and ULN2077B reference is ground for all other types.
2. Input current may be limited by maximum allowable input voltage.

SCHEMATIC DIAGRAM




ULN2069B : $R_{IN} = 2.5\text{ K}\Omega$, $R_S = 900\text{ }\Omega$
 ULN2071B : $R_{IN} = 11.6\text{ K}\Omega$, $R_S = 3.4\text{ K}\Omega$

ELECTRICAL CHARACTERISTICS ($V_s = 5\text{ V}$ for ULN2069B, $V_s = 12\text{ V}$ for ULN2071B, $T_{amb} = 25\text{ }^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig.
I_{CEX}	Output Leakage Current	for ULN2069B – ULN2071B $V_{CE} = 80\text{ V}$ $V_{CE} = 80\text{ V}$ $T_{amb} = 70\text{ }^\circ\text{C}$			100 500	μA μA	1
$V_{CE(sus)}$	Collector-emitter Sustaining Voltage	for ULN2069B – ULN2071B $I_C = 100\text{ mA}$ $V_i = 0.4\text{ V}$	50			V	2
$V_{CE(sat)}$	Collector-emitter Saturation Voltage	for ULN2069B $I_C = 500\text{ mA}$ $V_i = 2.75\text{ V}$ $I_C = 750\text{ mA}$ $V_i = 2.75\text{ V}$ $I_C = 1\text{ A}$ $V_i = 2.75\text{ V}$ $I_C = 1.25\text{ A}$ $V_i = 2.75\text{ V}$ $I_C = 1.5\text{ A}$ $V_i = 2.75\text{ V}$ for ULN2071B $I_C = 500\text{ mA}$ $V_i = 5\text{ V}$ $I_C = 750\text{ mA}$ $V_i = 5\text{ V}$ $I_C = 1\text{ A}$ $V_i = 5\text{ V}$ $I_C = 1.25\text{ A}$ $V_i = 5\text{ V}$ $I_C = 1.5\text{ A}$ $V_i = 5\text{ V}$			1.1 1.2 1.3 1.4 1.5	V V V V V	2
$I_{i(on)}$	Input Current	for ULN2069B $V_i = 2.75\text{ V}$ for ULN2069B $V_i = 3.75\text{ V}$ for ULN2071B $V_i = 5\text{ V}$ for ULN2071B $V_i = 12\text{ V}$			550 1000 400 1250	μA μA μA μA	4
$V_{i(on)}$	Input Voltage	$V_{CE} = 2\text{ V}$ $I_C = 1.5\text{ A}$ for ULN2069B for ULN2071B			2.75 5	V	5
I_s	Supply Current	for ULN2069B $I_C = 500\text{ mA}$ $V_i = 2.75\text{ V}$ for ULN2071B $I_C = 500\text{ mA}$ $V_i = 5\text{ V}$			6 4.5	mA mA	8
t_{PLH}	Turn-on Delay Time	0.5 V_i to 0.5 V_o			1	μs	
t_{PHL}	Turn-off Delay Time	0.5 V_i to 0.5 V_o $I_C = 1.25\text{ A}$			1.5	μs	
I_R	Clamp Diode Leakage Current	for ULN2069B – ULN2071B $V_R = 80\text{ V}$ $V_R = 80\text{ V}$ $T_{amb} = 70\text{ }^\circ\text{C}$			50 100	μA μA	6
V_F	Clamp Diode Forward Voltage	$I_F = 1\text{ A}$ $I_F = 1.5\text{ A}$			1.75 2	V V	7

SCHEMATIC DIAGRAM



ELECTRICAL CHARACTERISTICS ($T_{amb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig.
I_{CEX}	Output Leakage Current	for ULN2075B – ULN2077B $V_{CE} = 80\text{ V}$ $V_{CE} = 80\text{ V}$ $T_{amb} = 70\text{ }^{\circ}\text{C}$			100 500	μA μA	1
$V_{CE(sus)}$	Collector-emitter Sustaining Voltage	for ULN2075B – ULN2077B $I_C = 100\text{ mA}$ $V_i = 0.4\text{ V}$	50			V	2
$V_{CE(sat)}$	Collector-emitter Saturation Voltage	$I_C = 500\text{ mA}$ $I_B = 625\text{ }\mu\text{A}$ $I_C = 750\text{ mA}$ $I_B = 935\text{ }\mu\text{A}$ $I_C = 1\text{ A}$ $I_B = 1.25\text{ mA}$ $I_C = 1.25\text{ A}$ $I_B = 2\text{ mA}$ for ULN2075B – ULN2077B $I_C = 1.5\text{ A}$ $I_B = 2.25\text{ mA}$			1.1 1.2 1.3 1.4 1.5	V V V V V	3
$I_{(ON)}$	Input Current	for ULN2075B $V_i = 2.4\text{ V}$ for ULN2075B $V_i = 3.75\text{ V}$ for ULN2077B $V_i = 5\text{ V}$ for ULN2077B $V_i = 12\text{ V}$	1.4 3.3 0.6 1.7		4.3 9.6 1.8 5.2	mA mA mA mA	4
$V_{(ON)}$	Input Voltage	for ULN2075B $V_{CE} = 2\text{ V}$ $I_C = 1\text{ A}$ $V_{CE} = 2\text{ V}$ $I_C = 1.5\text{ A}$ for ULN2077B $V_{CE} = 2\text{ V}$ $I_C = 1\text{ A}$ $V_{CE} = 2\text{ V}$ $I_C = 1.5\text{ A}$			2 2.5 6.5 10	V V V V	5
t_{PLH}	Turn-on Delay Time	0.5 V_i to 0.5 V_O			1	μs	
t_{PHL}	Turn-off Delay Time	0.5 V_i to 0.5 V_O			1.5	μs	

TEST CIRCUITS

Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.




Figure 9 : Input Current as a Function of Input Voltage.




Figure 10 : Input Current as a Function of Input Voltage.





Figure 11 : Collector Current as a Function of Input Current.




MOUNTING INSTRUCTIONS

The $R_{th\ j-amb}$ can be reduced by soldering the GND pins to a suitable copper area of the printed circuit board (Fig. 12) or to an external heatsink (Fig. 13).

The diagram of figure 14 shows the maximum dissipable power P_{tot} and the $R_{th\ j-amb}$ as a function of the side "∞" of two equal square copper areas having a thickness of $35\ \mu$ (1.4 mils).

Figure 12 : Example of P.C. Board Area which is Used as Heatsink.



During soldering the pins temperature must not exceed $260\ ^\circ\text{C}$ and the soldering time must not be longer than 12 seconds.

The external heatsink or printed circuit copper area must be connected to electrical ground.

Figure 13 : External Heatsink Mounting Example.




Figure 14 : Maximum Dissippable Power and Junction to Ambient Thermal Resistance vs. Side "I".





Figure 15 : Maximum Allowable Power Dissipation vs. Ambient Temperature.



EIGHT DARLINGTON ARRAYS

- EIGHT DARLINGTONS WITH COMMON EMITTERS
- OUTPUT CURRENT TO 500 mA
- OUTPUT VOLTAGE TO 50 V
- INTEGRAL SUPPRESSION DIODES
- VERSIONS FOR ALL POPULAR LOGIC FAMILIES
- OUTPUT CAN BE PARALLELED
- INPUTS PINNED OPPOSITE OUTPUTS TO SIMPLIFY BOARD LAYOUT


the ULN2804A has a 10.5 K Ω input resistor for 6-15 V CMOS and the ULN2805A is designed to sink a minimum of 350 mA for standard and Schottky TTL where higher output current is required.

All types are supplied in a 18-lead plastic DIP with a copper lead from and feature the convenient input-opposite-output pinout to simplify board layout.

DESCRIPTION


The ULN2801A-ULN2805A each contain eight darlington transistors with common emitters and integral suppression diodes for inductive loads. Each darlington features a peak load current rating of 600 mA (500 mA continuous) and can withstand at least 50 V in the off state. Outputs may be paralleled for higher current capability.

Five versions are available to simplify interfacing to standard logic families : the ULN2801A is designed for general purpose applications with a current limit resistor ; the ULN2802A has a 10.5 K Ω input resistor and zener for 14-25 V PMOS ; the ULN2803A has a 2.7 K Ω input resistor for 5 V TTL and CMOS ;



DIP-18
(Plastic)

CONNECTION DIAGRAM (top view)




ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V_o	Output Voltage	50	V
V_i	Input Voltage for ULN2802A, 2803A, 2804A for ULN2805A	30	V
		15	V
I_C	Continuous Collector Current	500	mA
I_B	Continuous Base Current	25	mA
P_{tot}	Power Dissipation (one Darlington pair) (total package)	1.0	W
		2.25	W
T_{amb}	Operating Ambient Temperature Range	- 20 to 85	°C
T_{stg}	Storage Temperature Range	- 55 to 150	°C

SCHEMATIC DIAGRAM AND ORDER CODES


For ULN2801A (each driver for PMOS-CMOS)




For ULN2802A (each driver for 14-15 V PMOS)




For ULN2803A (each driver for 5 V, TTL/CMOS)



For ULN2804A (each driver for 6-15 V CMOS/PMOS)



For ULN2805A (each driver for high out TTL)



THERMAL DATA

$R_{th(j-amb)}$	Thermal Resistance Junction-ambient	Max.	55	C/W
-----------------	-------------------------------------	------	----	-----

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig.	
I_{CEX}	Output Leakage Current	$V_{CE} = 50\text{ V}$			50	μA	1a	
		$T_{amb} = 70\text{ }^{\circ}\text{C}$	$V_{CE} = 50\text{ V}$		100	μA	1a	
		$T_{amb} = 70\text{ }^{\circ}\text{C}$ for ULN2802A	$V_{CE} = 50\text{ V}$	$V_i = 6\text{ V}$		500	μA	1b
		for ULN2804A	$V_{CE} = 50\text{ V}$	$V_i = 1\text{ V}$		500	μA	1b
$V_{CE(sat)}$	Collector-emitter Saturation Voltage	$I_C = 100\text{ mA}$	$I_B = 250\text{ }\mu\text{A}$	0.9	1.1	V		
		$I_C = 200\text{ mA}$	$I_B = 350\text{ }\mu\text{A}$	1.1	1.3	V	2	
		$I_C = 350\text{ mA}$	$I_B = 500\text{ }\mu\text{A}$	1.3	1.6	V		
$I_{(ion)}$	Input Current	for ULN2802A	$V_i = 17\text{ V}$	0.82	1.25	mA		
		for ULN2803A	$V_i = 3.85\text{ V}$	0.93	1.35	mA		
		for ULN2804A	$V_i = 5\text{ V}$	0.35	0.5	mA	3	
		for ULN2805A	$V_i = 12\text{ V}$	1	1.45	mA		
$I_{(off)}$	Input Current	$T_{amb} = 70\text{ }^{\circ}\text{C}$	$V_i = 3\text{ V}$	1.5	2.4	mA		
		$I_C = 500\text{ }\mu\text{A}$		50	65	μA	4	
$V_{(ion)}$	Input Voltage	for ULN2802A						
		$V_{CE} = 2\text{ V}$	$I_C = 300\text{ mA}$		13	V		
		for ULN2803A						
		$V_{CE} = 2\text{ V}$	$I_C = 200\text{ mA}$		2.4	V		
		$V_{CE} = 2\text{ V}$	$I_C = 250\text{ mA}$		2.7	V		
		$V_{CE} = 2\text{ V}$	$I_C = 300\text{ mA}$		3	V		
		for ULN2804A						
		$V_{CE} = 2\text{ V}$	$I_C = 125\text{ mA}$		5	V		
		$V_{CE} = 2\text{ V}$	$I_C = 200\text{ mA}$		6	V		
		$V_{CE} = 2\text{ V}$	$I_C = 275\text{ mA}$		7	V		
h_{FE}	DC Forward Current Gain	for ULN2805A	$I_C = 350\text{ mA}$		8	V		
		$V_{CE} = 2\text{ V}$			2.4	V		
		for ULN2801A						
		$V_{CE} = 2\text{ V}$	$I_C = 350\text{ mA}$	1000		-	2	
C_i	Input Capacitance			15	25	pF	-	
t_{PLH}	Turn-on Delay Time	0.5 V_i to 0.5 V_o		0.25	1	μs	-	
t_{PHL}	Turn-off Delay Time	0.5 V_i to 0.5 V_o		0.25	1	μs	-	
I_R	Clamp Diode Leakage Current	$V_R = 50\text{ V}$			50	μA		
		$T_{amb} = 70\text{ }^{\circ}\text{C}$	$V_R = 50\text{ V}$		100	μA	6	
V_F	Clamp Diode Forward Voltage	$I_F = 350\text{ mA}$		1.7	2	V	7	

TEST CIRCUITS

Figure 1a.




Figure 1b.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8 : Collector Current as a Function of Saturation Voltage.




Figure 9 : Collector Current as a Function of Input Current.




Figure 10 : Allowable Average Power Dissipation as a Function of Ambient Temperature.




Figure 11 : Peak Collector Current as a Function of Duty Cycle.




Figure 12 : Peak Collector Current as a Function of Duty.




Figure 13 : Input Current as a Function of Input Voltage (for ULN2802A).




Figure 14 : Input Current as a Function of Input Voltage (for ULN2804A)




Figure 15 : Input Current as a Function of Input Voltage (for ULN2803A)





Figure 16 : Input Current as a Function of Input Voltage (for ULN2805A)



SEVEN DARLINGTON ARRAYS

- SEVEN DARLINGTONS PER PACKAGE
- **EXTENDED TEMPERATURE RANGE**
(-40 to 105°C)
- OUTPUT CURRENT 500 mA PER DRIVER
(600 mA PEAK)
- OUTPUT VOLTAGE 50 V
- INTEGRAL SUPPRESSION DIODES FOR INDUCTIVE LOADS
- OUTPUTS CAN BE PARALLELED FOR HIGHER CURRENT
- TTL/CMOS/PMOS/DTL COMPATIBLE INPUTS
- INPUTS PINNED OPPOSITE OUTPUTS TO SIMPLIFY LAYOUT

DESCRIPTION


The ULQ2001A, ULQ2002A, ULQ2003 and ULQ2004A are high voltage, high current darlington arrays each containing seven open collector darlington pairs with common emitters. Each channel is rated at 500 mA and can withstand peak currents of 600 mA. Suppression diodes are included for inductive load driving and the inputs are pinned opposite the outputs to simplify board layout.

The four versions interface to all common logic families :


ULQ2001A	General Purpose, DTL, TTL, PMOS, CMOS
ULQ2002A	14-25 V PMOS
ULQ2003A	5 V TTL, CMOS
ULQ2004A	6-15 V CMOS, PMOS

These versatile devices are useful for driving a wide range of loads including solenoids, relays DC motors, LED displays filament lamps, thermal print-heads and high power buffers.

The ULQ2001A/2002A/2003A and 2004A are supplied in 16 pin plastic DIP packages with a copper leadframe to reduce thermal resistance. They are available also in small outline package (SO-16) as ULQ2001D1/2002D1/2003D1/2004D1.



DIP16



SO16


ORDERING NUMBERS:

ULQ2001A/2A/3A/4A (DIP-16)
 ULQ2001D1/2D1/3D1/4D1 (SO-16)


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_o	Output Voltage	50	V
V_{in}	Input Voltage (for ULQ2002A/D1 - 2003A/D1 - 2004A/D1)	30	V
I_c	Continuous Collector Current	500	mA
I_b	Continuous Base Current	25	mA
T_{amb}	Operating Ambient Temperature Range	-40 to 105	°C
T_{stg}	Storage Temperature Range	-55 to 150	°C
T_j	Junction Temperature	150	°C

PIN CONNECTION



SCHEMATIC DIAGRAM



THERMAL DATA

			DIP-16	SO-16
R _{th j-amb}	Thermal Resistance Junction-ambient	Max.	70 °C/W	165 °C/W

ELECTRICAL CHARACTERISTICS ($T_J = -40$ to 105 °C for DIP16 unless otherwise specified)
 ($T_J = 25$ to 105 °C for SO16 unless otherwise specified)

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit	Fig.
I_{CEX}	Output Leakage Current	$V_{CE} = 50$ V $T_J = 105$ °C $T_J = 105$ °C for ULQ2002A $V_{CE} = 50$ V for ULQ2004A $V_{CE} = 50$ V	$V_{CE} = 50$ V			50 100	μ A μ A	1a 1a
			$V_i = 6$ V			500	μ A	1b
		$V_i = 1$ V			500	μ A	1b	
$V_{CE(sat)}$	Collector-emitter Saturation Voltage	$I_C = 100$ mA $I_C = 200$ mA $I_C = 350$ mA	$I_B = 250$ μ A		0.9	1.1	V	2
			$I_B = 350$ μ A		1.1	1.3	V	2
			$I_B = 500$ μ A		1.3	1.6	V	2
$I_{i(on)}$	Input Current	for ULQ2002A for ULQ2003A for ULQ2004A $V_i = 12$ V	$V_i = 17$ V		0.82	1.25	mA	3
			$V_i = 3.85$ V		0.93	1.35	mA	3
			$V_i = 5$ V		0.35	0.5	mA	3
					1	1.45	mA	3
$I_{i(off)}$	Input Current	$T_J = 105$ °C	$I_C = 500$ μ A	50	65		μ A	4
$V_{i(on)}$	Input Voltage	for ULQ2002A $V_{CE} = 2$ V for ULQ2003A $V_{CE} = 2$ V $V_{CE} = 2$ V $V_{CE} = 2$ V for ULQ2004A $V_{CE} = 2$ V $V_{CE} = 2$ V $V_{CE} = 2$ V $V_{CE} = 2$ V	$I_C = 300$ mA			13	V	5
			$I_C = 200$ mA			2.4	V	5
			$I_C = 250$ mA			2.7	V	5
			$I_C = 300$ mA			3	V	5
			$I_C = 125$ mA			5	V	5
			$I_C = 200$ mA			6	V	5
			$I_C = 275$ mA			7	V	5
$I_C = 350$ mA			8	V	5			
h_{FE}	DC Forward Current Gain	for ULQ2001A $V_{CE} = 2$ V	$I_C = 350$ mA	1000			–	2
C_i	Input Capacitance				15	25 (*)	pF	–
t_{PLH}	Turn-on Delay Time	$0.5 V_i$ to $0.5 V_o$			0.25	1 (*)	μ s	–
t_{PHL}	Turn-off Delay Time	$0.5 V_i$ to $0.5 V_o$			0.25	1 (*)	μ s	–
I_R	Clamp Diode Leakage Current	$V_R = 50$ V $T_J = 105$ °C	$V_R = 50$ V			50	μ A	6
						100	μ A	6
V_F	Clamp Diode Forward Voltage	$I_F = 350$ mA			1.7	2	V	7

(*) GUARANTEED BY DESIGN.

TEST CIRCUITS

Figure 1a.




Figure 1b.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.






Figure 7.



EIGHT DARLINGTON ARRAYS

- EIGHT DARLINGTONS PER PACKAGE
- **EXTENDED TEMPERATURE RANGE**
(- 40 to 105°C)
- OUTPUT CURRENT TO 500 mA
- OUTPUT VOLTAGE TO 50 V
- INTEGRAL SUPPRESSION DIODES
- VERSIONS FOR ALL POPULAR LOGIC FAMILIES
- OUTPUT CAN BE PARALLELED
- INPUTS PINNED OPPOSITE OUTPUTS TO SIMPLIFY BOARD LAYOUT



DESCRIPTION


The ULQ2801A-ULQ2805A each contain eight darlington transistors with common emitters and integral suppression diodes for inductive loads. Each darlington features a peak load current rating of 600 mA (500 mA continuous) and can withstand at least 50 V in the off state. Outputs may be paralleled for higher current capability.

Five versions are available to simplify interfacing to standard logic families : the ULQ2801A is designed for general purpose applications with a current limit

resistor ; the ULQ2802A has a 10.5 K Ω input resistor and zener for 14-25 V PMOS ; the ULQ2803A has a 2.7 K Ω input resistor for 5 V TTL and CMOS ; the ULQ2804A has a 10.5 K Ω input resistor for 6-15 V CMOS and the ULQ2805A is designed to sink a minimum of 350 mA for standard and Schottky TTL where higher output current is required.

All types are supplied in a 18-lead plastic DIP with a copper lead frame and feature the convenient input-opposite-output pinout to simplify board layout.

PIN CONNECTION (top view)




ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V_o	Output Voltage	50	V
V_i	Input Voltage for ULQ2802A, 2803A, 2804A for ULQ2805A	30 15	V
I_C	Continuous Collector Current	500	mA
I_B	Continuous Base Current	25	mA
P_{tot}	Power Dissipation (one Darlington pair (total package))	1.0 2.25	W
T_{amb}	Operating Ambient Temperature Range	- 40 to 105	°C
T_{stg}	Storage Temperature Range	- 55 to 150	°C

SCHEMATIC DIAGRAM AND ORDER CODES


For ULQ2801A (each driver for PMOS-CMOS)




For ULQ2802A (each driver for 14-15 V PMOS)




For ULQ2803A (each driver for 5 V, TTL/CMOS)



For ULQ2804A (each driver for 6-15 V CMOS/PMOS)



For ULQ2805A (each driver for high out TTL)



THERMAL DATA

$R_{th\ j-amb}$	Thermal Resistance Junction-ambient	Max.	55	°C/W
-----------------	-------------------------------------	------	----	------

ELECTRICAL CHARACTERISTICS ($T_J = -40$ to 105°C , unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig.
I_{CEX}	Output Leakage Current	$V_{CE} = 50V$ $T_J = 105^\circ\text{C}$ $V_{CE} = 50V$			50	μA	1a
		$T_J = 105^\circ\text{C}$			100	μA	1a
		for ULQ2802A $V_{CE} = 50V$ $V_i = 6V$			500	μA	1b
		for ULQ2804A $V_{CE} = 50V$ $V_i = 1V$			500	μA	1b
$V_{CE(sat)}$	Collector-emitter Saturation Voltage	$I_C = 100\text{mA}$ $I_B = 250\mu\text{A}$		0.9	1.1	V	2
		$I_C = 200\text{mA}$ $I_B = 350\mu\text{A}$		1.1	1.3	V	
		$I_C = 350\text{mA}$ $I_B = 500\mu\text{A}$		1.3	1.6	V	
$I_{i(on)}$	Input Current	for ULQ2802A $V_i = 17V$		0.82	1.25	mA	3
		for ULQ2803A $V_i = 3.85V$		0.93	1.35	mA	
		for ULQ2804A $V_i = 5V$		0.35	0.5	mA	
		$V_i = 12V$		1	1.45	mA	
		for ULQ2805A $V_i = 3V$		1.5	2.4	mA	
$I_{i(off)}$	Input Current	$T_J = 105^\circ\text{C}$ $I_C = 500\mu\text{A}$	50	65		μA	4
$V_{i(on)}$	Input Voltage	for ULQ2802A $V_{CE} = 2V$ $I_C = 300\text{mA}$			13	V	5
		for ULQ2803A $V_{CE} = 2V$ $I_C = 200\text{mA}$			2.4	V	
		$V_{CE} = 2V$ $I_C = 250\text{mA}$			2.7	V	
		$V_{CE} = 2V$ $I_C = 300\text{mA}$			3	V	
		for ULQ2804A $V_{CE} = 2V$ $I_C = 125\text{mA}$			5	V	
		$V_{CE} = 2V$ $I_C = 200\text{mA}$			6	V	
		$V_{CE} = 2V$ $I_C = 275\text{mA}$			7	V	
		$V_{CE} = 2V$ $I_C = 350\text{mA}$			8	V	
		for ULQ2805A $V_{CE} = 2V$ $I_C = 350\text{mA}$			2.4	V	
		h_{FE}	DC Forward Current Gain	for ULQ2802A $V_{CE} = 2V$ $I_C = 350\text{mA}$	1000		
C_i	Input Capacitance			15	25 (*)	pF	–
t_{PLH}	Turn-on Delay Time	$0.5 V_i$ to $0.5 V_o$		0.25	1 (*)	μs	–
t_{PHL}	Turn-off Delay Time	$0.5 V_i$ to $0.5 V_o$		0.25	1 (*)	μs	–
I_R	Clamp Diode Leakage Current	$V_R = 50V$			50	μA	6
		$T_J = 105^\circ\text{C}$ $V_R = 50V$			100	μA	
V_F	Clamp Diode Forward Voltage	$I_F = 350\text{mA}$		1.7	2	V	7

(*) GUARANTEED BY DESIGN.

TEST CIRCUITS

Figure 1a.




Figure 1b.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8 : Collector Current as a Function of Saturation Voltage.




Figure 9 : Collector Current as a Function of Input Current.




Figure 10 : Allowable Average Power Dissipation as a Function of Ambient Temperature.




Figure 11 : Peak Collector Current as a Function of Duty Cycle.




Figure 12 : Peak Collector Current as a Function of Duty.




Figure 13 : Input Current as a Function of Input Voltage (for ULQ2802A).




Figure 14 : Input Current as a Function of Input Voltage (for ULQ2804A)




Figure 15 : Input Current as a Function of Input Voltage (for ULQ2803A)






Figure 16 : Input Current as a Function of Input Voltage (for ULQ2805A)




PACKAGES

OUTLINE AND MECHANICAL DATA



SO8


DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.75			0.069
a1	0.1		0.25	0.004		0.010
a2			1.65			0.065
a3	0.65		0.85	0.026		0.033
b	0.35		0.48	0.014		0.019
b1	0.19		0.25	0.007		0.010
C	0.25		0.5	0.010		0.020
c1	45° (typ.)					
D	4.8		5.0	0.189		0.197
E	5.8		6.2	0.228		0.244
e		1.27			0.050	
e3		3.81			0.150	
F	3.8		4.0	0.15		0.157
L	0.4		1.27	0.016		0.050
M			0.6			0.024
S	8° (max.)					




P013M

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.75			0.069
a1	0.1		0.2	0.004		0.008
a2			1.6			0.063
b	0.35		0.46	0.014		0.018
b1	0.19		0.25	0.007		0.010
C		0.5			0.020	
c1	45° (typ.)					
D	8.55		8.75	0.336		0.344
E	5.8		6.2	0.228		0.244
e		1.27			0.050	
e3		7.62			0.300	
F	3.8		4.0	0.15		0.157
G	4.6		5.3	0.181		0.208
L	0.5		1.27	0.020		0.050
M			0.68			0.027
S	8° (max.)					

**OUTLINE AND
MECHANICAL DATA**




SO14






P013G

OUTLINE AND MECHANICAL DATA



SO16


DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.75			0.069
a1	0.1		0.2	0.004		0.008
a2			1.6			0.063
b	0.35		0.46	0.014		0.018
b1	0.19		0.25	0.007		0.010
C		0.5			0.020	
c1	45° (typ.)					
D	9.8		10	0.386		0.394
E	5.8		6.2	0.228		0.244
e		1.27			0.050	
e3		8.89			0.350	
F	3.8		4.0	0.150		0.157
G	4.6		5.3	0.181		0.209
L	0.5		1.27	0.020		0.050
M			0.62			0.024
S	8° (max.)					




P013H

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			2.65			0.104
a1	0.1		0.2	0.004		0.008
a2			2.45			0.057
b	0.35		0.49	0.014		0.019
b1	0.23		0.32	0.009		0.012
C		0.5			0.020	
c1	45° (typ.)					
D	10.1		10.5	0.397		0.413
E	10.0		10.65	0.393		0.419
e		1.27			0.050	
e3		8.89			0.350	
F	7.4		7.6	0.291		0.300
G	8.8		9.15	0.346		0.360
L	0.5		1.27	0.020		0.050
M			0.75			0.029
S	8° (max.)					

**OUTLINE AND
MECHANICAL DATA**




SO16L




P0131

OUTLINE AND MECHANICAL DATA




SO20

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			2.65			0.104
a1	0.1		0.2	0.004		0.008
a2			2.45			0.096
b	0.35		0.49	0.014		0.019
b1	0.23		0.32	0.009		0.013
C		0.5			0.020	
c1	45° (typ.)					
D	12.6		13.0	0.496		0.510
E	10		10.65	0.394		0.419
e		1.27			0.050	
e3		11.43			0.450	
F	7.4		7.6	0.291		0.300
L	0.5		1.27	0.020		0.050
M			0.75			0.030
S	8° (max.)					




P013L

OUTLINE AND MECHANICAL DATA




Minidip (0.25)


DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A		3.32			0.131	
a1	0.51			0.020		
B	1.15		1.65	0.045		0.065
b	0.356		0.55	0.014		0.022
b1	0.204		0.304	0.008		0.012
D			10.92			0.430
E	7.95		9.75	0.313		0.384
e		2.54			0.100	
e3		7.62			0.300	
e4		7.62			0.300	
F			6.6			0.260
I			5.08			0.200
L	3.18		3.81	0.125		0.150
Z			1.52			0.060



P001W


**OUTLINE AND
 MECHANICAL DATA**

Minidip (0.4)

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A		3.3			0.130	
a1	0.7			0.028		
B	1.39		1.65	0.055		0.065
B1	0.91		1.04	0.036		0.041
b		0.5			0.020	
b1	0.38		0.5	0.015		0.020
D			9.8			0.386
E		8.8			0.346	
e		2.54			0.100	
e3		7.62			0.300	
e4		7.62			0.300	
			7.1			0.280
I			4.8			0.189
L		3.3			0.130	
Z	0.44		1.6	0.017		0.063




P001F

OUTLINE AND MECHANICAL DATA




Plastic DIP14

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
B	1.39		1.65	0.055		0.065
b		0.5			0.020	
b1		0.25			0.010	
D			20			0.787
E		8.5			0.335	
e		2.54			0.100	
e3		15.24			0.600	
F			7.1			0.280
I			5.1			0.201
L		3.3			0.130	
Z	1.27		2.54	0.050		0.100




P001A

OUTLINE AND MECHANICAL DATA




Plastic DIP16 (0.25)

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
B	0.77		1.65	0.030		0.065
b		0.5			0.020	
b1		0.25			0.010	
D			20			0.787
E		8.5			0.335	
e		2.54			0.100	
e3		17.78			0.700	
F			7.1			0.280
I			5.1			0.201
L		3.3			0.130	
Z			1.27			0.050




P001C

OUTLINE AND MECHANICAL DATA




POWERDIP: (8+8), (12+2+2)

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
B	0.85		1.4	0.033		0.055
b		0.5			0.020	
b1	0.38		0.5	0.015		0.020
D			20			0.787
E		8.8			0.346	
e		2.54			0.100	
e3		17.78			0.700	
F			7.1			0.280
l			5.1			0.201
L		3.3			0.130	
Z			1.27			0.050




P001V

OUTLINE AND MECHANICAL DATA



DIP18 (0.25)

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.254			0.010		
B	1.39		1.65	0.055		0.064
b		0.46			0.018	
b1		0.25			0.010	
D			23.24			0.914
E		8.5			0.335	
e		2.54			0.100	
e3		20.32			0.800	
F			7.1			0.280
l			3.93			0.155
L		3.3			0.130	
Z		1.27	1.59		0.050	0.062




P001T


DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.254			0.010		
B	1.39		1.65	0.055		0.065
b		0.45			0.018	
b1		0.25			0.010	
D			25.4			1.000
E		8.5			0.335	
e		2.54			0.100	
e3		22.86			0.900	
F			7.1			0.280
I			3.93			0.155
L		3.3			0.130	
Z			1.34			0.053



OUTLINE AND MECHANICAL DATA




Plastic DIP20 (0.25)






P001J

**OUTLINE AND
MECHANICAL DATA**




POWERDIP (16+2+2)

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
B	0.85		1.4	0.033		0.055
b		0.5			0.020	
b1	0.38		0.5	0.015		0.020
D			24.8			0.976
E		8.8			0.346	
e		2.54			0.100	
e3		22.86			0.900	
F			7.1			0.280
I			5.1			0.201
L		3.3			0.130	
Z			1.27			0.050




P001X

OUTLINE AND MECHANICAL DATA



DIP28


DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1		0.63			0.025	
b		0.45			0.018	
b1	0.23		0.31	0.009		0.012
b2		1.27			0.050	
D			37.34			1.470
E	15.2		16.68	0.598		0.657
e		2.54			0.100	
e3		33.02			1.300	
F			14.1			0.555
l		4.445			0.175	
L		3.3			0.130	



P043D




OUTLINE AND MECHANICAL DATA



SOT82

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	7.4		7.8	0.291		0.307
B	10.5		10.8	0.413		0.425
b	0.7		0.9	0.028		0.035
b1	0.49		0.75	0.019		0.030
C	2.4		2.7	0.094		0.106
c1		1.2			0.047	
D		15.7			0.618	
e		2.2			0.087	
e3		4.4			0.173	
F		3.8			0.150	
H			2.54		0.100	




P032A


DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			7.1			0.280
a1	2.7		3	0.106		0.118
B			24.8			0.976
b1		0.5			0.020	
b3	0.85		1.6	0.033		0.063
C		3.3			0.130	
c1		0.43			0.017	
c2		1.32			0.052	
D			21.2			0.835
d1		14.5			0.571	
e		2.54			0.100	
e3		20.32			0.800	
L	3.1			0.122		
L1		3			0.118	
L2		17.6			0.693	
L3			0.25			0.010
M		3.2			0.126	
N		1			0.039	

ST **SGS-THOMSON**
MICROELECTRONICS

**OUTLINE AND
MECHANICAL DATA**



SIP9




P030A


DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			4.8			0.189
C			1.37			0.054
D	2.4		2.8	0.094		0.110
D1	1.2		1.35	0.047		0.053
E	0.35		0.55	0.014		0.022
F	0.8		1.05	0.031		0.041
F2	1.15		1.4	0.045		0.055
G	4.95	5.08	5.21	0.195	0.200	0.205
H2			10.4			0.409
H3	10.05		10.4	0.396		0.409
L2		16.2			0.638	
L3	26.3	26.7	27.1	1.035	1.051	1.067
L5	2.6		3	0.102		0.118
L6	15.1		15.8	0.594		0.622
L7	6		6.6	0.236		0.260
Dia	3.65		3.85	0.144		0.152



OUTLINE AND MECHANICAL DATA



TO220




P011D


DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			4.8			0.189
C			1.37			0.054
D	2.4		2.8	0.094		0.110
D1	1.2		1.35	0.047		0.053
E	0.35		0.55	0.014		0.022
F	0.8		1.05	0.031		0.041
F1	1		1.4	0.039		0.055
G	3.2	3.4	3.6	0.126	0.134	0.142
G1	6.6	6.8	7	0.260	0.268	0.276
H2			10.4			0.409
H3	10.05		10.4	0.396		0.409
L		17.85			0.703	
L1		15.75			0.620	
L2		21.4			0.843	
L3		22.5			0.886	
L5	2.6		3	0.102		0.118
L6	15.1		15.8	0.594		0.622
L7	6		6.6	0.236		0.260
M		4.5			0.177	
M1		4			0.157	
Dia	3.65		3.85	0.144		0.152



OUTLINE AND MECHANICAL DATA




Pentawatt V




P010E

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			4.8			0.189
C			1.37			0.054
D	2.4		2.8	0.094		0.110
D1	1.2		1.35	0.047		0.053
E	0.35		0.55	0.014		0.022
F	0.6		0.8	0.024		0.031
F1			0.9			0.035
G	2.41	2.54	2.67	0.095	0.100	0.105
G1	4.91	5.08	5.21	0.193	0.200	0.205
G2	7.49	7.62	7.8	0.295	0.300	0.307
H2			10.4			0.409
H3	10.05		10.4	0.396		0.409
L		16.97			0.668	
L1		14.92			0.587	
L2		21.54			0.848	
L3		22.62			0.891	
L5	2.6		3	0.102		0.118
L6	15.1		15.8	0.594		0.622
L7	6		6.6	0.236		0.260
M		2.8			0.110	
M1		5.08			0.200	
Dia	3.65		3.85	0.144		0.152

OUTLINE AND MECHANICAL DATA



Heptawatt V




P023A


DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			5			0.197
B			2.65			0.104
C			1.6			0.063
D		1			0.039	
E	0.49		0.55	0.019		0.022
F	0.88		0.95	0.035		0.037
G	1.57	1.7	1.83	0.062	0.067	0.072
G1	16.87	17	17.13	0.664	0.669	0.674
H1	19.6			0.772		
H2			20.2			0.795
L	21.5		22.3	0.846		0.878
L1	21.4		22.2	0.843		0.874
L2	17.4		18.1	0.685		0.713
L3	17.25	17.5	17.75	0.679	0.689	0.699
L4	10.3	10.7	10.9	0.406	0.421	0.429
L7	2.65		2.9	0.104		0.114
M	4.1	4.3	4.5	0.161	0.169	0.177
M1	4.88	5.08	5.3	0.192	0.200	0.209
S	1.9		2.6	0.075		0.102
S1	1.9		2.6	0.075		0.102
Dia1	3.65		3.85	0.144		0.152



OUTLINE AND MECHANICAL DATA




Multiwatt11 V




P017A

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			5			0.197
B			2.65			0.104
C			1.6			0.063
E	0.49		0.55	0.019		0.022
F	0.66		0.75	0.026		0.030
G	1.14	1.27	1.4	0.045	0.050	0.055
G1	17.57	17.78	17.91	0.692	0.700	0.705
H1	19.6			0.772		
H2			20.2			0.795
L		20.57			0.810	
L1		18.03			0.710	
L2		2.54			0.100	
L3	17.25	17.5	17.75	0.679	0.689	0.699
L4	10.3	10.7	10.9	0.406	0.421	0.429
L5		5.28			0.208	
L6		2.38			0.094	
L7	2.65		2.9	0.104		0.114
S	1.9		2.6	0.075		0.102
S1	1.9		2.6	0.075		0.102
Dia1	3.65		3.85	0.144		0.152

OUTLINE AND MECHANICAL DATA




Multiwatt15 H




P017H

OUTLINE AND MECHANICAL DATA




Multiwatt15 V

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			5			0.197
B			2.65			0.104
C			1.6			0.063
D		1			0.039	
E	0.49		0.55	0.019		0.022
F	0.66		0.75	0.026		0.030
G	1.14	1.27	1.4	0.045	0.050	0.055
G1	17.57	17.78	17.91	0.692	0.700	0.705
H1	19.6			0.772		
H2			20.2			0.795
L	22.1		22.6	0.870		0.890
L1	22		22.5	0.866		0.886
L2	17.65		18.1	0.695		0.713
L3	17.25	17.5	17.75	0.679	0.689	0.699
L4	10.3	10.7	10.9	0.406	0.421	0.429
L7	2.65		2.9	0.104		0.114
M	4.2	4.3	4.6	0.165	0.169	0.181
M1	4.5	5.08	5.3	0.177	0.200	0.209
S	1.9		2.6	0.075		0.102
S1	1.9		2.6	0.075		0.102
Dia1	3.65		3.85	0.144		0.152




P017B

OUTLINE AND MECHANICAL DATA



TO3 (Four Leads)


DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A		11.8			0.46	
B		1			0.39	
C			2.5			0.098
D			9.6			0.37
E			20			0.078
G		12.7			0.50	
N	50° (typ.)					
O	30° (typ.)					
P			26.2			1.03
R	3.88		4.20	0.15		0.16
U			39.5			1.55
V		30.1			1.18	




P003L

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	12.7			0.500		
B			0.49			0.019
D			6.6			0.260
E			8.5			0.334
F			9.4			0.370
G	5.08			0.200		
H			1.2			0.047
I			0.9			0.035
L	45° (typ.)					

**OUTLINE AND
MECHANICAL DATA**




TO-39




OUTLINE AND MECHANICAL DATA


DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.58		5.33	0.180		0.210
B	4.45		5.2	0.175		0.204
C	3.2		4.2	0.126		0.165
D	12.7			0.500		
E		1.27			0.050	
F	0.4		0.51	0.016		0.020
G	0.35			0.14		



TO-92




OUTLINE AND MECHANICAL DATA




ISOWATT220

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.4		4.6	0.173		0.181
B	2.5		2.7	0.098		0.106
D	2.5		2.75	0.098		0.108
E	0.4		0.7	0.015		0.027
F	0.75		1	0.030		0.039
F1	1.15		1.7	0.045		0.067
F2	1.15		1.7	0.045		0.067
G	4.95		5.2	0.195		0.204
G1	2.4		2.7	0.094		0.106
H	10		10.4	0.393		0.409
L2		16			0.630	
L3	28.6		30.6	1.126		1.204
L6	15.9		16.4	0.626		0.645
L7	9		9.3	0.354		3.66
Ø	3		3.2	0.118		0.126




P011G

OUTLINE AND MECHANICAL DATA



SOT-194


DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	7.4		7.8	0.291		0.307
B	10.5		11.3	0.413		0.445
b	0.7		0.9	0.028		0.035
b1	0.49		0.75	0.019		0.030
C	2.4		2.7	0.094		0.106
c1		1.2			0.047	
c2		1.3			0.051	
D		6			0.236	
e		2.2			0.087	
e3		4.4			0.173	
F		3.8			0.150	
H			2.54			0.100
P	45° (typ.)					
S		4			0.157	
S1		2			0.079	
T		0.1			0.004	



P032B




OUTLINE AND MECHANICAL DATA



PLCC28

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	12.32		12.57	0.485		0.495
B	11.43		11.58	0.450		0.456
D	4.2		4.57	0.165		0.180
D1	2.29		3.04	0.090		0.120
D2	0.51			0.020		
E	9.91		10.92	0.390		0.430
e		1.27			0.050	
e3		7.62			0.300	
F		0.46			0.018	
F1		0.71			0.028	
G			0.101			0.004
M		1.24			0.049	
M1		1.143			0.045	



P027E

EUROPE

DENMARK

2730 HERLEV

Herlev Torv, 4
Tel. (45-44) 94.85.33
Telex: 35411
Telefax: (45-44) 948694

FINLAND

LOHJA SF-08150

Ratakatu, 26
Tel. (358-12) 155.11
Telefax: (358-12) 155.66

FRANCE

94253 GENTILLY Cedex

7 - avenue Gallieni - BP 93
Tel.: (33-1) 47.40.75.75
Telex: 632570 STMHQ
Telefax: (33-1) 47.40.79.10

67000 STRASBOURG

20. Place des Halles
Tel. (33-88) 75.50.66
Telefax: (33-88) 22.29.32

GERMANY

8011 GRASBRUNN

Bretonischer Ring 4
Postfach 1122
Tel.: (49-89) 460060
Telefax: (49-89) 4605454
Teletex: 897107=STDISTR

6000 FRANKFURT

Gutleutstrasse 322
Tel. (49-69) 237492-3
Telefax: (49-69) 231957
Teletex: 6997689=STVBF

3000 HANNOVER 51

Rotenburger Strasse 28A
Tel. (49-511) 615960-3
Teletex: 5118418 CSFBEH
Telefax: (49-511) 6151243

8500 NÜRNBERG 20

Erlenstegenstrasse, 72
Tel.: (49-911) 59893-0
Telefax: (49-911) 5980701

7000 STUTTGART 31

Mittlerer Prad 2-4
Tel. (49-711) 13968-0
Telefax: (49-711) 8661427

ITALY

20090 ASSAGO (MI)

V.le Milanofiori - Strada 4 - Palazzo A/4/A
Tel. (39-2) 89213.1 (10 linee)
Telex: 330131 - 330141 SGSAGR
Telefax: (39-2) 8250449

40033 CASALECCHIO DI RENO (BO)

Via R. Fucini, 12
Tel. (39-51) 593029
Telex: 512442
Telefax: (39-51) 591305

00161 ROMA

Via A. Torlonia, 15
Tel. (39-6) 8443341
Telex: 620653 SGSATE I
Telefax: (39-6) 8444474

NETHERLANDS

5652 AR EINDHOVEN

Meerenakkerweg 1
Tel.: (31-40) 550015
Telex: 51186
Telefax: (31-40) 528835

SPAIN

08021 BARCELONA

Calle Platon, 6 4th Floor, 5th Door
Tel. (34-3) 4143300-4143361
Telefax: (34-3) 2021461

28027 MADRID

Calle Albacete, 5
Tel. (34-1) 4051615
Telex: 46033 TCCEE
Telefax: (34-1) 4031134

SWEDEN

S-16421 KISTA

Borgarfjordsgatan, 13 - Box 1094
Tel.: (46-8) 7939220
Telex: 12078 THSWS
Telefax: (46-8) 7504950

SWITZERLAND

1218 GRAND-SACONNEX (GENEVA)

Chemin Francois-Lehmann, 18/A
Tel. (41-22) 7986462
Telex: 415493 STM CH
Telefax: (41-22) 7984869

UNITED KINGDOM and EIRE

MARLOW, BUCKS

Planar House, Parkway
Globe Park
Tel.: (44-628) 890800
Telex: 847458
Telefax: (44-628) 890391

AMERICAS**BRAZIL**

05413 SÃO PAULO
R. Henrique Schaumann 286-CJ33
Tel. (55-11) 883-5455
Telex: (3911)11-37988 "UMBR BR"
Telefax: (55-11) 282-2367

CANADA

NEPEAN ONTARIO K2H 9C4
301 Moodie Drive
Suite 307
Tel. (613) 829-9944

U.S.A.

NORTH & SOUTH AMERICAN
MARKETING HEADQUARTERS
1000 East Bell Road
Phoenix, AZ 85022
(1-602) 867-6100

SALES COVERAGE BY STATE

ALABAMA

Huntsville - (205) 533-5995

ARIZONA

Phoenix - (602) 867-6217

CALIFORNIA

Santa Ana - (714) 957-6016
San Jose - (408) 452-8585

COLORADO

Boulder (303) 449-9000

ILLINOIS

Schaumburg - (708) 517-1890

INDIANA

Kokomo - (317) 455-3500

MASSACHUSETTS

Lincoln - (617) 259-0300

MICHIGAN

Livonia - (313) 953-1700

NEW JERSEY

Voorhees - (609) 772-6222

NEW YORK

Poughkeepsie - (914) 454-8813

NORTH CAROLINA

Raleigh - (919) 787-6555

TEXAS

Carrollton - (214) 466-8844

FOR RF AND MICROWAVE
POWER TRANSISTORS CON-
TACT

THE FOLLOWING REGIONAL
OFFICE IN THE U.S.A.

PENNSYLVANIA

Montgomeryville - (215) 361-6400

ASIA / PACIFIC**AUSTRALIA**

NSW 2220 HURTSVILLE
Suite 3, Level 7, Otis House
43 Bridge Street
Tel. (61-2) 5803811
Telefax: (61-2) 5806440

HONG KONG**WANCHAI**

22nd Floor - Hopewell centre
183 Queen's Road East
Tel. (852) 8615788
Telex: 60955 ESGIES HX
Telefax: (852) 8656589

INDIA**NEW DELHI 110001**

Liason Office
62, Upper Ground Floor
World Trade Centre
Barakhamba Lane
Tel. (91-11) 6424603
Telex: 031-66816 STMI IN
Telefax: (91-11) 6424615

MALAYSIA**PETALING JAYA, 47400**

11C, Jalan SS21/60
Damansara Utama
Tel.: (03) 717 3976
Telefax: (03) 719 9512

PULAU PINANG 10400

4th Floor - Suite 4-03
Bangunan FOP-123D Jalan Anson
Tel. (04) 379735
Telefax (04) 379816

KOREA**SEOUL 121**

8th floor Shinwon Building
823-14, Yuksam-Dong
Kang-Nam-Gu
Tel. (82-2) 553-0399
Telex: SGSKOR K29998
Telefax: (82-2) 552-1051

SINGAPORE**SINGAPORE 2056**

28 Ang Mo Kio - Industrial Park 2
Tel. (65) 4821411
Telex: RS 55201 ESGIES
Telefax: (65) 4820240

TAIWAN**TAIPEI**

12th Floor
325, Section 1 Tun Hua South Road
Tel. (886-2) 755-4111
Telex: 10310 ESGIE TW
Telefax: (886-2) 755-4008

JAPAN**TOKYO 108**

Nisseki - Takanawa Bld. 4F
2-18-10 Takanawa
Minato-Ku
Tel. (81-3) 3280-4121
Telefax (81-3) 3280-4131

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1993 SGS-THOMSON Microelectronics – Printed in Italy – All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -
Singapore - Spain - Sweden - Switzerland - Taiwan - United Kingdom - U.S.A.